


- Board is centered at (150, 115), and is 100mmx100mm.
- Corners have 3mm fillet. PTHs are 3.5mm (support M3 screws)
- Bottom PTHs are 4.25mm away from both edges. Top ones are 4.25mm away from the left and right edges, and 25mm away from the top and bottom edges. All from the center of board to center of PTH.
- MCU is 20mm below the center of the board, tilted 45 degrees for optimal routing.
- Allocated space for the high-current switching logic is centered at (450, 100), and is 60mmx30mm.
- When buttons are grouped left and right, they are positioned (20, 6) from the MCU.
- Cols carry only 30mA, so safe to go with this traces
- Wavelength of CAN bus signal (1Mbps) in FR4 is ~150 meters. We don't really need impedance matching or a via fence, but adding it anyway. Using JLC's 04161H~7628 status and TG1335 core. KiCAD calculator gives can lines 0.16mm width and spacing both, I'm adding a via fence with 5mm spacing, 0.64mm away from the lines. This achieves 125Ohm impedance

NO Copper Pour on In1 under CANH/L1!!
Also, CANGND and CANVDD on top and bottom

Layer 4 – 12V
Layer 2 – GND
Layer 1 – GND



Sheet:
File: CANIO-Board.kicad_pcb

Size: USLetter	Date: 2026-06-15
KiCad E.D.A. 9.0.2	

Rev: A
Id: 1/1