




Title		
VeriLite USB Xilinx - Power Supply		
Size	Document Number	
B	1	
Date:		Rev
Thursday, April 27, 2006		1.0
Sheet	of	
1	5	








USB



* U4 USB Controller Bypass Cap




Title		
VeriLite USB Xilinx - USB 2.0		
Size	Document Number	Rev
B	2	1.0
Date:	Tuesday, May 30, 2006	Sheet 2 of 5




SERIAL_INIT_B <<
SERIAL_PROG_B >>
SYS_USER_115..0 >>
SERIAL_DONE <<
SERIAL_CLK <<
SERIAL_DIN >>


USER_SW[2..1] >>
USER_BTN[2..1] >>
USER_LED[7..0] <<
USER_GPIO[22..0] <<




* U9 XC3S500E 3.3V Bypass Cap




* U9 XC3S500E 2.5V Bypass Cap






* U9 XC3S500E 1.2V Bypass Cap





———>> USER_SW[2..1]
 ———>> USER_BTN[2..1]
 ———<< USER_GPIO[22..0]
 ———<< GPIO_OE_N
 ———>> EX_5V



Title		
VeriLite USB Xilinx - Peripheral		
Size B	Document Number	Rev 1.0
Date:	Tuesday, May 30, 2006	Sheet 5 of 5