Lab 4 Report

ECE 124

Group 3 Session 201

Nandita Lohani

Puneet Bhullar

Logical Step Top

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
       LIBRARY ieee;
       USE ieee.std_logic_1164.ALL;
      USE ieee.numeric_std.ALL;
     □ENTITY LogicalStep_Lab4_top IS
           PORT
     Ė
                 : in std_logic;
: in std_logic_vector(3 downto 0);
: in std_logic_vector(7 downto 0);
: out std_logic_vector(7 downto 0);
                         : in std_logic;
 9
10
11
12
13
14
          xreg, yreg : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
xPOS, yPOS : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
15
16
17
          seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment display (for LogicalStep only)
18
          seg7_char1 : out std_logic; -- seg7 digit1 selector (for LogicalStep only) seg7_char2 : out std_logic -- seg7 digit2 selector (for LogicalStep only)
19
20
21
22
      END LogicalStep_Lab4_top;
24
    □ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
27
     |-- Project Components Used
    ⊟COMPONENT Clock_Source port (SIM_FLAG: in boolean; clk_input: in std_logic; clock_out: out std_logic);
30
     FEND COMPONENT;
31
     in component SevenSegment
33
         port
34
    Ė
        (
              hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
35
36
37
38
      Fend component SevenSegment;
```

```
□component segment7_mux
41
        port
42
43
    : in std_logic := '0';
                        : in std_logic_vector(6 downto 0);
: in std_logic_vector(6 downto 0);
45
                        : out std_logic_vector(6 downto 0);
46
47
            DIG2
                        : out std_logic;
48
                        : out std_logic
49
50
     -end component segment7_mux;
51
52
53
    □component Bidir_shift_req
         port
54
55
            56
57
58
59
                            : out std_logic_vector( 3 downto 0)
            reg_bits
60
61
62
     -end component Bidir_shift_reg;
63
64
65
    ⊟component Compx4
        port
66
67
    Ė
               A, B : in std_logic_vector(3 downto 0);
AGTB_out, AEQB_out, ALTB_out : out std_logic
69
70
     end component Compx4:
71
72
73
74
75
    □component XY_Motion
         port
    clk_input, reset
                                                                                                                     : in std_logic;
76
               X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out
                                                                                                                    : in std_logic;
77
               clk_en_X, up_down_X, error_led, capture_XY,clk_en_Y, up_down_Y, extender_en
                                                                                                                    : out std_logic
78
79
     -end component XY_Motion;
```

```
83
            port
  84
85
                   clk_input, reset, extender, extender_en
                                                                                     : in std_logic;
  86
                                                                                     : in std_logic_vector (3 downto 0);
                   clk_en, shift_leftright, grappler_en, extender_out : out std_logic
  87
  88
  89
        end component Extender:
  90
  91
92
93
94
95
96
97
       ⊟component Grappler
           port
                   clk_input, reset, grappler_push, grappler_en
                                                                                    : in std_logic;
                                                                                       : out std_logic
        end component Grappler;
  98
  99
      in_component U_D_Bin_Counter4bit
 100
101 = 102 | 103 |
                          clk : in std_logic := '0';
reset : in std_logic := '0';
clk_en : in std_logic := '0';
up1_down0 : in std_logic := '0';
104
105
106
                          counter_bits : out std_logic_vector( 3 downto 0)
107
108
        -end component U_D_Bin_Counter4bit;
110
111 ⊟component
112 ⊟ port(
      i component registerr
113
           clk : in std_logic := '0';
           reset : in std_logic := '0';
target : in std_logic_vector (3 downto 0);
capture_XY : in std_logic := '0';
114
115
116
117
            position : out std_logic_vector (3 downto 0)
118
119
120
121
        end component registerr:
122
      \( \subset \) component Inverter
123
124
125
126
127
           port
                   grappler, extender, motion, RESET
                                                                                                : in std_logic;
                   grapplerout, extenderout, motionout, RESETout
                                                                                               : out std_logic
128
        -end component Inverter;
```

```
constant SIM_FLAG : boolean := TRUE; -- set to FALSE when compiling for FPGA download to LogicalStep board
      signal clk_in, clock : std_logic;
      signal RESET : std_logic;
137
      signal clk_en_fromext : std_logic;
      signal left_right : std_logic;
      signal ext_pos
                           : std_logic_vector (3 downto 0);
142
      signal X_pos : std_logic_vector (3 downto 0);
144
      signal Y_pos : std_logic_vector (3 downto 0);
      signal decoderout0 : std_logic_vector (6 downto 0);
      signal decoderout1 : std_logic_vector (6 downto 0);
      signal X_reg : std_logic_vector ( 3 downto 0);
      signal Y_reg : std_logic_vector ( 3 downto 0);
151
      signal X_GT : std_logic;
153
      signal X_EQ : std_logic;
154
      signal X_LT : std_logic;
155
156
      signal Y_GT : std_logic;
157
      signal Y_EQ : std_logic;
158
      signal Y_LT : std_logic;
159
      signal motion : std_logic;
      signal extender_out : std_logic;
162
      signal extender_en : std_logic;
163
164
      signal clk_en_x : std_logic;
165
      signal up_down_x: std_logic;
167
      signal clk_en_y : std_logic;
      signal up_down_y : std_logic;
      signal error : std_logic;
171
      signal Capture_XY : std_logic;
172
173
      signal extender_push : std_logic;
174
      signal grappler_push : std_logic;
175
176
      signal grappler_en :std_logic;
      signal grappler_on :std_logic;
```

```
signal X_target : std_logic_vector (3 downto 0);
       signal Y_target :std_logic_vector (3 downto 0);
       clk_in <= clk;
       leds(5 downto 2) <= ext_pos;</pre>
       leds(1) <= grappler_on;</pre>
       leds(0) <= error;</pre>
      X_target <= sw(7 downto 4);
Y_target <= sw(3 downto 0);</pre>
       ---comment for FPGA
192
      xPOS <= X_pos;
193
      yPOS <= Y_pos;
194
195
      xreg <= X_reg;
196
      yreg <= Y_reg;</pre>
197
       -----clock instance-----
200
       Clock_Selector: Clock_source port map(SIM_FLAG, clk_in, clock);
201
       decoder0: SevenSegment port map (X_pos, decoderout0);
204
       decoder1: SevenSegment port map (Y_pos, decoderout1);
205
       --make changes to mux cause of the 2 before 1 thing
207
       mux: segment7_mux port map (clk_in, decoderout1, decoderout0, seg7_data, seg7_char2, seg7_char1);
       ---bidirectional shift------
210
       bidi_shift: Bidir_shift_reg port map (clock, RESET, clk_en_fromext, left_right, ext_pos);
211
212
213
       fourbit0: Compx4 port map (X_pos, X_reg, X_GT, X_EQ, X_LT);
214
       fourbit1: Compx4 port map (Y_pos, Y_reg, Y_GT, Y_EQ, Y_LT);
215
216
     Exy: XY_Motion port map (clock, RESET, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out, clk_en_x, up_down_x, error, Capture_XY, clk_en_y, up_down_y, extender_en);
218
219
220
221
222
223
224
225
       ext: Extender port map (clock, RESET, extender_push, extender_en, ext_pos, clk_en_fromext, left_right, grappler_en, extender_out);
       grap: Grappler port map (clock, RESET, grappler_push, grappler_en, grappler_on);
```

```
223
      grap: Grappler port map (clock, RESET, grappler_push, grappler_en, grappler_on);
224
225
226
      -----up/down shift-----
      updown0: U_D_Bin_Counter4bit port map (clock, RESET, clk_en_x, up_down_x, X_pos); updown1: U_D_Bin_Counter4bit port map (clock, RESET, clk_en_y, up_down_y, Y_pos);
227
228
229
      ------Reaisters-----
230
      reg0: registerr port map(clock, RESET, X_target, Capture_XY, X_reg);
231
232
      reg1: registerr port map(clock, RESET, Y_target, Capture_XY, Y_reg);
233
234
      inv: Inverter port map (pb_n(0), pb_n(1), pb_n(2), '1', grappler_push, extender_push, motion, RESET);
235
236
237
238
     Lend Circuit;
239
```

XY Motion VHDL

```
----XY_Motion
     --Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
    ⊟entity XY_Motion is
10 ⊟
           port (
11
                     clk_input, reset
                                                                                                                       : in std_logic;
                     X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out clk_en_X, up_down_X, error_led, capture_XY,clk_en_Y, up_down_Y, extender_en
12
                                                                                                                      : in std_logic;
13
                                                                                                                      : out std_logic
14
15
     end entity;
17
    □architecture sm of XY_Motion is
20
21
      type state_names is (initial, button_down, moving, error); -- list all the STATE_NAMES values
22
23
24
25
      signal current_state, next_state : state_names; -- signals of type STATE_NAMES
26
29
30
   ⊟begin
     |-- Register_Logic Process:
   □Register_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
34
    begin
   if (reset = '1') then
           current_state <= initial;
       elsif(rising_edge(clk_input)) then
         current_state <= next_State;
39
        end if:
40
     end process;
41
```

XY Motion VHDL Cont.

```
--Transition_Logic Process:
   ☐Transtion_Section : process (current_state, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out )
45
     begin
46
   47
48
49
50
               --nothing is happening at the start
               when initial =>
51
52
53
                                   if (motion = '1' and extender_out = '1') then
                                      next_state <= error: --trying to move while the extender is out resulls in error</pre>
54
                                   elsif( motion = '1') then
55
56
                                      next_state <= button_down;</pre>
57
                                   else
58
                                   next_state <= initial;</pre>
59
60
                                   end if;
61
62
               when error =>
63
                                   if (extender_out = '0') then
64
                                      next_state <= initial; --releasing the extender will get out of error state</pre>
65
66
                                      next_state <= error;</pre>
67
                                   end if:
68
69
70
               when button_down =>
71
72
73
74
75
76
                                   if (motion = '0') then
                                      next_state <= moving; --releasing the motion will move the bits</pre>
                                      next_state <= button_down;</pre>
                                   end if;
77
78
79
80
81
82
               when moving =>
                                   if (X_EQ = '1' \text{ and } Y_EQ = '1') then
                                      next_state <= initial; --stop moving and go back to start if the values are at target values</pre>
                                      next_state <= moving;</pre>
83
                                   end if;
84
85
```

XY Motion VHDL Cont.

```
--Decoder_Logic Process:
     \(\begin{align*} \delta \text{Decoder_Section: process (current_state, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out, clk_input) \end{align*}
      begin
 95
          case current_state is
 96
 97
                                   when initial =>
 98
                                                        extender_en <= X_EQ and Y_EQ; --can only move the extender when the values are at target
                                                       clk_en_x <= '0';

clk_en_y <= '0';


capture_XY <= '0';

error_led <= '0';
 99
100
101
102
103
104
                                   when error =>
105
                                                        error_led <= clk_input;
                                                                                     --flashing purposes
106
107
                                   when button_down =>
108
109
                                                        capture_XY <= '1': --capture x and v values when the button is pressed
110
111
                                   when moving =>
112
                                                        clk_en_x <= X_LT or X_GT; --counters only activate if the values need to move to target
113
                                                        clk_en_y <= Y_LT or Y_GT;
                                                       extender_en <= '0';
capture_XY <= '0';
114
115
116
117
                                                     ----for the x motion
118 =
                                                        if (X_LT = '1') then
                                                           up_down_x <= '1'; ---x coordinate is less than target so must bring it up
119
120
                                                       elsif (X_EQ = '1') then
  clk_en_x <= '0'; -- x is t target so we can disable the counter</pre>
121 🖨
122
123
124
                                                        elsif (X_GT = '1') then
125
                                                           up\_down\_x \le '0'; -- x is higher than target, so we must bring it down
126
127
                                                        end if;
```

XY Motion VHDL Cont.


```
--for the y motion, bring it down if the y coordinate is too high and up if too low and disbale counter if at target
if (Y_LT = '1') then
    up_down_y <= '1';
elsif (Y_EQ = '1') then
    clk_en_y <= '0';
elsif (Y_GT = '1') then
    up_down_y <= '0';
end if;</pre>
```

XY Motion State Machine



| Д | _ | | | |
|-------------|---|-------------|-------------|-------------------------------|
| | 1 | button_down | button_down | (motion) |
| | 2 | button_down | moving | (!motion) |
| | 3 | error | error | (extender_out) |
| ple | 4 | error | initial | (!extender_out) |
| state Lable | 5 | initial | button_down | (motion).(!Transtion_Section) |

XY_Motion Simulation (Sim 1)



Extender VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
    ⊟entity Extender is
           port (
                     clk_input, reset, extender, extender_en
                                                                   : in std_logic:
                                                                           : in std_logic_vector (3 downto 0);
                     clk_en, shift_leftright, grappler_en, extender_out : out std_logic
11
12
13
14
     end entity;
15
16
17
    marchitecture statemachine of Extender is
18
19
      type state_names is (extending, fully_extended, extender_pause, retracter_pause, retracting, fully_retracted); -- list all the STATE_NAMES values
20
21
22
      signal current_state, next_state : state_names;
23
                                                               -- signals of type STATE_NAMES
24
25
    ⊟begin
27
28
29
30
     -- Register_Logic Process:
31
    Begister_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
33
34
        if (reset = '1') then
        current_state <= fullY_retracted;
elsif(rising_edge(clk_input)) then
35
36
37
           current_state <= next_State;</pre>
     end process;
```

Extender VHDL File Cont.

```
-- Transition_Logic Process:
    \(\begin{align*} \text{Transition_Section: process (extender, extender_en, leds, current_state) \)
44
45
     begin
46
       case current_state is
47
48
49
               when fully_retracted => -- extender button and extender_en enabled allows for extender to pause else retract
                                  if ( extender = '1' and extender_en = '1') then
50
51
                                     next state <= extender pause:
52
53
                                     next_state <= fully_retracted;</pre>
54
55
56
               when extender_pause => -- when the button is released, extender is disabled and the extender extends otherwise it remains in same position
57
                                   if(extender = '0') then
58
                                     next_state <= extending:</pre>
59
60
                                     next_state <= extender_pause;</pre>
61
                                  end if:
62
63
               when extending => -- when fully extended, move to fully_extended state else continue extending
64
                                  if (leds = "1111") then
65
                                     next_state <= fully_extended;</pre>
66
67
                                     next_state <= extending;</pre>
68
                                  end if:
69
70
71
               when fully_extended => -- extender button and extender_en enabled allows for arm to remain still otherwise fully extend
72
                                  if (extender = '1' and extender_en = '1') then
73
74
                                     next_state <= retracter_pause:
75
                                     next_state <= fully_extended;</pre>
76
                                  end if:
77
78
               when retracter_pause => -- extender button disabled allows for extender to retract otherwise extender remains still
79
                                   if(extender = '0') then
                                     next_state <= retracting;</pre>
81
                                     next_state <= retracter_pause;</pre>
                                  end if:
```

Extender VHDL File Cont.

```
end if;
 84
 85
                    when retracting => -- when fully retracted, move to fully_retracted state else continue retracting
 86
87
                                           if (leds = "00000") then
                                              next_state <= fully_retracted;</pre>
 88
 89
90
                                               next_state <= retracting;</pre>
                                           end if;
 91
92
93
94
95
96
            end case;
        end process:
 97
98
99
        -- Decoder_Logic Process:
       Decoder_Section: process (current_state)
100
       begin
101
102
      case current_state is
103
104
                    when fully_retracted => --when fully retracted, no action can occur
                                                  clk_en <= '0';
shift_leftright <= '0';
grappler_en <= '0';
extender_out <= '0';
105
106
107
108
109
110
                    when extender_pause => --when paused, no action can occur
                                                  clk_en <= '0';
shift_leftright <= '0';
grappler_en <= '0';
extender_out <= '0';
111
112
113
114
115
116
117
                    when extending =>
                                                   --when extending, everything except the grappler is enabled
                                                  clk_en <= '1';

shift_leftright <= '1';

grappler_en <= '0';

extender_out <= '1';
118
119
120
121
122
123
```

Extender VHDL File Cont.

```
124
125
                when fully_extended => --when fully retracted, grappler and extender will be fully extended
                                         clk_en <= '0';

shift_leftright <= '0';

grappler_en <= '1';


extender_out <= '1';
126
127
128
129
130
131
               132
133
134
135
136
137
138
                when retracting =>
                                         --when retracting, grappler, left and right shift will be off
                                         clk_en <= '1';

shift_leftright <= '0';

grappler_en <= '0';

extender_out <= '1';
139
140
141
142
143
                when others =>
144
                                         grappler_en <= '0';
145
146
147
148
149
         end case;
150
      end process;
151
152
     Lend statemachine;
153
```


Extender State Machine



| | Source State | Destination State | Condition | |
|---|----------------|-------------------|---|--|
| 1 | extender_pause | extender_pause | (extender) | |
| 2 | extender_pause | extending | (!extender) | |
| 3 | extending | extending | (!leds[0]) + (leds[0]).(!leds[1]) + (leds[0]).(leds[1]).(!leds[2]) + (leds[0]).(leds[1]).(leds[2]).(!leds[3]) | |
| 2 | extending | fully_extended | (leds[0]).(leds[1]).(leds[2]).(leds[3]) | |
| 5 | fully_extended | fully_extended | (!Transition_Section) | |

Transitions \bigwedge Encoding f

Extender Simulation (Sim 2)



Grappler VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
    ⊟entity Grappler is
           port (
                                                                   : in std_logic;
                    clk_input, reset, grappler_push, grappler_en
                                                                             : out std_logic
11
12
13
14
     end entity;
15
16
    ⊟architecture sm of Grappler is
17
18
19
      type state_names is (closed, openn, opening, closing); -- list all the STATE_NAMES values
                                                             -- signals of type STATE_NAMES
20
      signal current_state, next_state : state_names;
21
22
    ⊟begin
24
      --State Machine
25
26
27
     -- Register_Logic Process:
28
    Begister_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
30
    begin
31
       if (reset = '1') then
32
           current_state <= closed;</pre>
33
        elsif(rising_edge(clk_input)) then
           current_state <= next_State;</pre>
34
        end if:
     end process:
```

Grappler VHDL File Cont.


```
--Transition_Logic Process:
    \(\frac{1}{2}\)Transtion_Section: process (grappler_push, grappler_en, current_state)
41 🖨
         case current_state is
42
43
                when closed =>
                                    -- when grappler push-button and grappler_en enabled, the grapler can begin opening otherwise remain closed
44
45
46
                                    if (grappler_push = '1' and grappler_en = '1') then
                                       next_state <= opening;</pre>
47
                                       next_state <= closed;</pre>
48
                                    end if;
49
50
51
52
53
54
55
56
57
58
59
60
61
                                    -- when grappler push-button is disabled, the grapler is fully open otherwise it is in the process of opening
                when opening =>
                                    if (grappler_push = '0') then
                                       next_state <= openn;</pre>
                                       next_state <= opening;</pre>
                                    end if;
                                    -- when grappler push-button and grappler_en enabled, the grapler is in the process of closing otherwise it is fully open
                when openn =>
                                    if (grappler_push = '1' and grappler_en = '1') then
                                       next_state <= closing;</pre>
                                        next_state <= openn;</pre>
62
63
64
65
66
67
                                    end if:
                when closing =>
                                    -- when grappler push-button is disabled, the grapler is fully closed otherwise it is in the process of closing
                                    if (grappler_push = '0') then
                                       next_state <= closed:</pre>
68
                                        next_state <= closing;</pre>
69
70
71
72
73
                                    end if;
         end case;
      end process:
```

Grappler VHDL File Cont.

```
|--Decoder_Logic Process:


□Decoder_Section: process (current_state)
     begin
        case current_state is
                                          --when grappler closed, led is off led <= '0';
79
                  when closed =>
80
                                          --when grappler is in the process of opening, led is off led <= '0';
--when grappler fully open, led is on led <= '1';
81
                  when opening =>
82
83
                   when openn =>
84
85
                                          --when grappler is in the process of closing, led is on led <= '1';
                  when closing =>
86
87
          end case;
88
       end process;
89
      Lend architecture sm;
```

Grappler State Machine




| × 5 | | Source State | Destination State | Condition |
|-------------|---|---------------|-------------------|----------------------|
| Д | 1 | closed | closed | (!Transtion_Section) |
| | 2 | closed | opening | (Transtion_Section) |
| | 3 | closing | closed | (!grappler_push) |
| ple | 4 | closing | closing | (grappler_push) |
| state Table | 5 | opening | openn | (!grappler_push) |
| Stat | 1 | ransitions /\ | Encoding / | |

Grappler Simulation (Sim 3)



Reset Simulation (Sim 4)



Bidirectional Shift VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
    ⊟entity Bidir_shift_reg is
                       clk : in std_logic := '0';
reset : in std_logic := '0';
clk_en : in std_logic := '0';
left0_right1 : in std_logic := '0';
reg_bits : out std_logic_vector( 3 downto 0)
10
11
12
13
14
15
      end entity;
16
17
    □architecture one of Bidir_shift_reg is
      signal sreg : std_logic_vector(3 downto 0);
20
    ⊟begin
    if (reset = '1') then
                    sreg <= "0000";
27
28
29
         elsif (rising_edge(clk) and (clk_en = '1')) then
30
                if (left0_right1 = '1') then --if right shift is on
31
32
                    sreg (3 downto 0) <= '1' & sreg (3 downto 1); -- right bit shifts</pre>
33
34
35
36
                 elsif (left0_right1 = '0') then
                    sreg (3 downto 0) <= sreg(2 downto 0) & '0'; -- left bit shifts</pre>
37
38
39
40
41
                 end if;
         reg_bits <= sreg;
42
43
44
45
      end process;
      end architecture one;
```

U D Bin Counter4bit VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
      use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
    ⊟entity U_D_Bin_Counter4bit is
             port (
                       clk
reset : in std_logic := '0';
clk_en : in std_logic := '0';
up1_down0 : in std_logic := '0';
                       counter_bits : out std_logic_vector( 3 downto 0)
12
13
14
15
      end entity:
    ⊟architecture one of U_D_Bin_Counter4bit is
18
19
     | signal ud_bin_counter : unsigned(3 downto 0);
20
    ⊟begin
22
    ⊟process(clk, reset, clk_en, up1_down0) is
    begin
25
    if (reset = '1') then
26
                    ud_bin_counter <= "0000":
27
         elsif (rising_edge(clk)) then
```

U D Bin Counter4bit VHDL File Cont.

```
if ((up1_down0 = '1') and (clk_en = '1')) then
  ud_bin_counter <= (ud_bin_counter + 1);</pre>
30
31
32
                  elsif ((up1\_down0 = '0') and (clk\_en = '1')) then
33
                     ud_bin_counter <= (ud_bin_counter - 1);
34
35
36
                 end if;
37
38
          end if:
39
40
      end process:
41
42
43
      counter_bits <= std_logic_vector(ud_bin_counter);
44
      end one;
```

Register VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
       use ieee.std_logic_1164.all;
       use ieee.numeric_std.all;
     entity registerr is port(
    clk : in std_logic := '0';
    reset : in std_logic := '0';
    target : in std_logic_vector (3 downto 0);
    capture_XY : in std_logic := '0';
    position : out std_logic_vector (3 downto 0)
 8
11
12
13
14
      end entity;
15
     □architecture arch of registerr is
17
     ⊟begin
18
      registerr1:
     iprocess (clk, reset, capture_XY) is
21
     begin
22
               if (capture_XY = '1') then -- holding target value in position
23
                   position <= target;</pre>
24
25
               elsif (reset = '1') then -- resseting position values
                   position <= "0000";
26
27
28
               end if;
29
30
       end process;
31
      Lend architecture arch;
```

Inverter VHDL File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
use ieee.std_logic_1164.all;
 2
3
     library work;
    ⊟entity Inverter is
        port (
              grappler, extender, motion, RESET
                                                                  : in std_logic;
              grapplerout, extenderout, motionout, RESETout
);
                                                                              : out std_logic
10
11
12
    Lend entity Inverter;
13
14
15
    □architecture inverter_logic of Inverter is
16
    ⊟begin
17
18
     --- Ouputs with correct boolean equations using input operands
19
20
     grapplerout <= not grappler;
21
22
23
24
     extenderout <= not extender;
     motionout <= not motion;</pre>
     RESETout <= not RESET;
     end architecture inverter_logic;
```

Compx4 File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
    ⊟entity Compx4 is
    □ port (
                   A, B : in std_logic_vector(3 downto 0);
AGTB_out, AEQB_out, ALTB_out : out std_logic
10
11
    end Compx4;
12
                                    *******************************
14
    □architecture Four_Bit_Comparator of Compx4 is
15
16
    in incomponent Compx1
17
        port (
18
                A, B : in std_logic;
19
                AgreatB, AequalB, AlessB : out std_logic
20
21
     end component;
22
23
24
25
      signal AGTB, AEQB, ALTB : std_logic_vector (3 downto 0);
      begin
26
27
      -- Outputs expressed as boolean equations of operand inputs
28
29
    ⊟AGTB_out <= ((AGTB(3)) or
30
                     (AEQB(3) and AGTB(2)) or
                     (AEQB(3) and AEQB(2) and AGTB(1)) or (AEQB(3) and AEQB(2) and AEQB(1) and AGTB(0))
31
32
33
                );
```

Compx4 VHDL File Cont.

```
35
        AEQB\_out \leftarrow (AEQB(3) \text{ and } AEQB(2) \text{ and } AEQB(1) \text{ and } AEQB(0));
36
37
      \squareALTB_out <= ((ALTB(3)) or
39
                              (AEQB(3) and ALTB(2)) or
40
                              (AEQB(3) and AEQB(2) and ALTB(1)) or
                              (AEOB(3) and AEQB(2) and AEQB(1) and ALTB(0))
41
42
43
44
45
        -----instantiation of four single bit comparators-----
        inst1: Compx1 port map (A(3), B(3), AGTB(3), AEQB(3), ALTB(3)); inst2: Compx1 port map (A(2), B(2), AGTB(2), AEQB(2), ALTB(2)); inst3: Compx1 port map (A(1), B(1), AGTB(1), AEQB(1), ALTB(1)); inst4: Compx1 port map (A(0), B(0), AGTB(0), AEQB(0), ALTB(0));
46
47
48
49
50
51
       Lend architecture Four_Bit_Comparator;
52
53
```