

Lab 4 Report

ECE 124

Group 3 Session 201

Nandita Lohani

Puneet Bhullar

Logical Step Top

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6  ENTITY LogicalStep_Lab4_top IS
7      PORT
8      (
9          Clk      : in  std_logic;
10         pb_n      : in  std_logic_vector(3 downto 0);
11         sw        : in  std_logic_vector(7 downto 0);
12         leds      : out std_logic_vector(7 downto 0);
13
14         -----
15         xreg, yreg : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
16         xPos, yPos : out std_logic_vector(3 downto 0);-- (for SIMULATION only)
17         -----
18         seg7_data  : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment display (for LogicalStep only)
19         seg7_char1 : out std_logic;                    -- seg7 digit1 selector (for LogicalStep only)
20         seg7_char2 : out std_logic;                    -- seg7 digit2 selector (for LogicalStep only)
21     );
22 END LogicalStep_Lab4_top;
23
24 ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
25     -----
26     -- Project Components Used
27     -----
28
29     COMPONENT Clock_Source port (SIM_FLAG: in boolean; clk_input: in std_logic; clock_out: out std_logic);
30     END COMPONENT;
31     -----
32
33     component SevenSegment
34     port
35     (
36         hex      : in  std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
37         sevenseg  : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
38     );
39 end component SevenSegment;
40     -----
```

Logical Step Top Cont.

```
39 -----
40 component segment7_mux
41 port
42 (
43     clk      : in  std_logic := '0';
44     DIN2     : in  std_logic_vector(6 downto 0);
45     DIN1     : in  std_logic_vector(6 downto 0);
46     DOUT     : out std_logic_vector(6 downto 0);
47     DIG2     : out std_logic;
48     DIG1     : out std_logic;
49 );
50 end component segment7_mux;
51 -----
52 component Bidir_shift_reg
53 port
54 (
55     clk      : in std_logic := '0';
56     reset    : in std_logic := '0';
57     clk_en   : in std_logic := '0';
58     left0_right1 : in std_logic := '0';
59     reg_bits  : out std_logic_vector( 3 downto 0)
60 );
61 end component Bidir_shift_reg;
62 -----
63 component Compx4
64 port
65 (
66     A, B : in std_logic_vector(3 downto 0);
67     AGTB_out, AEQB_out, ALTB_out : out std_logic
68 );
69 end component Compx4;
70 -----
71 component XY_Motion
72 port
73 (
74     clk_input, reset
75     X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out
76     clk_en_X, up_down_X, error_led, capture_XY, clk_en_Y, up_down_Y, extender_en
77 );
78
79
80 end component XY_Motion;
81 -----
```

: in std_logic;
: in std_logic;
: out std_logic

Logical Step Top Cont.

```
81 -----
82 component Extender
83 port
84 (
85     clk_input, reset, extender, extender_en           : in std_logic;
86     leds                                              : in std_logic_vector (3 downto 0);
87     clk_en, shift_leftright, grapppler_en, extender_out : out std_logic
88 );
89 end component Extender;
90 -----
91 component Grapppler
92 port
93 (
94     clk_input, reset, grapppler_push, grapppler_en     : in std_logic;
95     led                                                  : out std_logic
96 );
97 end component Grapppler;
98 -----
99 component U_D_Bin_Counter4bit
100 port
101 (
102     clk          : in std_logic := '0';
103     reset        : in std_logic := '0';
104     clk_en       : in std_logic := '0';
105     up1_down0    : in std_logic := '0';
106     counter_bits : out std_logic_vector( 3 downto 0)
107 );
108 end component U_D_Bin_Counter4bit;
109 -----
110 component registerr
111 port(
112     clk : in std_logic := '0';
113     reset : in std_logic := '0';
114     target : in std_logic_vector (3 downto 0);
115     capture_XY : in std_logic := '0';
116     position : out std_logic_vector (3 downto 0)
117 );
118 end component registerr;
119 -----
120 component Inverter
121 port
122 (
123     grapppler, extender, motion, RESET           : in std_logic;
124     grappplerout, extenderout, motionout, RESETout : out std_logic
125 );
126 end component Inverter;
```

Logical Step Top Cont.

```
130
131 constant SIM_FLAG : boolean := TRUE; -- set to FALSE when compiling for FPGA download to LogicalStep board
132
133
134 -- All Signals
135 signal clk_in, cclock : std_logic;
136 signal RESET : std_logic;
137
138
139 signal clk_en_fromext : std_logic;
140 signal left_right : std_logic;
141 signal ext_pos : std_logic_vector (3 downto 0);
142
143 signal X_pos : std_logic_vector (3 downto 0);
144 signal Y_pos : std_logic_vector (3 downto 0);
145
146 signal decoderout0 : std_logic_vector (6 downto 0);
147 signal decoderout1 : std_logic_vector (6 downto 0);
148
149 signal X_reg : std_logic_vector ( 3 downto 0);
150 signal Y_reg : std_logic_vector ( 3 downto 0);
151
152 signal X_GT : std_logic;
153 signal X_EQ : std_logic;
154 signal X_LT : std_logic;
155
156 signal Y_GT : std_logic;
157 signal Y_EQ : std_logic;
158 signal Y_LT : std_logic;
159
160 signal motion : std_logic;
161 signal extender_out : std_logic;
162 signal extender_en : std_logic;
163
164 signal clk_en_x : std_logic;
165 signal up_down_x : std_logic;
166
167 signal clk_en_y : std_logic;
168 signal up_down_y : std_logic;
169
170 signal error : std_logic;
171 signal Capture_XY : std_logic;
172
173 signal extender_push : std_logic;
174 signal grapppler_push : std_logic;
175
176 signal grapppler_en : std_logic;
177 signal grapppler_on : std_logic;
```

Logical Step Top Cont.

```
179 signal X_target : std_logic_vector (3 downto 0);
180 signal Y_target : std_logic_vector (3 downto 0);
181
182 begin
183   clk_in <= clk;
184   leds(5 downto 2) <= ext_pos;
185   leds(1) <= grapppler_on;
186   leds(0) <= error;
187
188   X_target <= sw(7 downto 4);
189   Y_target <= sw(3 downto 0);
190
191   ---comment for FPGA
192   xPOS <= X_pos;
193   yPOS <= Y_pos;
194   --
195   xreg <= X_reg;
196   yreg <= Y_reg;
197   --
198   -----
199   ---clock instance-----
200   Clock_Selector: Clock_source port map(SIM_FLAG, clk_in, clock);
201
202   ---decoder-----
203   decoder0: SevenSegment port map (X_pos, decoderout0);
204   decoder1: SevenSegment port map (Y_pos, decoderout1);
205
206   --make changes to mux cause of the 2 before 1 thing
207   mux: segment7_mux port map (clk_in, decoderout1, decoderout0, seg7_data, seg7_char2, seg7_char1);
208
209   ---bidirectional shift-----
210   bidi_shift: Bidir_shift_reg port map (clock, RESET, clk_en_fromext, left_right, ext_pos);
211
212   ---4bitcomparator-----
213   fourbit0: Comp4 port map (X_pos, X_reg, X_GT, X_EQ, X_LT);
214   fourbit1: Comp4 port map (Y_pos, Y_reg, Y_GT, Y_EQ, Y_LT);
215
216   -----XY_motion-----
217   xy: XY_Motion port map (clock, RESET, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out,
218                           clk_en_x, up_down_x, error, Capture_XY, clk_en_y, up_down_y, extender_en);
219
220   -----Extender-----
221   ext: Extender port map (clock, RESET, extender_push, extender_en, ext_pos, clk_en_fromext, left_right, grapppler_en, extender_out);
222
223   -----Grapppler-----
224   grap: Grapppler port map (clock, RESET, grapppler_push, grapppler_en, grapppler_on);
225
```

Logical Step Top Cont.

```
223 -----Grappler-----
224 grap: Grappler port map (clock, RESET, grappler_push, grappler_en, grappler_on);
225
226 -----up/down shift-----
227 updown0: U_D_Bin_Counter4bit port map (clock, RESET, clk_en_x, up_down_x, X_pos);
228 updown1: U_D_Bin_Counter4bit port map (clock, RESET, clk_en_y, up_down_y, Y_pos);
229
230 -----Registers-----
231 reg0: registerr port map(clock, RESET, X_target, Capture_XY, X_reg);
232 reg1: registerr port map(clock, RESET, Y_target, Capture_XY, Y_reg);
233
234 -----Inverter-----
235 inv: Inverter port map (pb_n(0), pb_n(1), pb_n(2), '1', grappler_push, extender_push, motion, RESET);
236
237
238 end Circuit;
239
```

XY_Motion VHDL

```
1  ----XY_Motion
2
3  --Author: Group 3, Nandita Lohani, Puneet Bhullar
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7  -----
8
9  entity XY_Motion is
10     port (
11         clk_input, reset                : in std_logic;
12         X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out : in std_logic;
13         clk_en_X, up_down_X, error_led, capture_XY, clk_en_Y, up_down_Y, extender_en : out std_logic;
14     );
15 end entity;
16
17 architecture sm of XY_Motion is
18
19     type state_names is (initial, button_down, moving, error); -- list all the STATE_NAMES values
20
21     signal current_state, next_state : state_names; -- signals of type STATE_NAMES
22
23     -----
24     --State Machine
25     -----
26
27 begin
28     -- Register Logic Process:
29
30     Register_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
31     begin
32         if (reset = '1') then
33             current_state <= initial;
34         elsif(rising_edge(clk_input)) then
35             current_state <= next_State;
36         end if;
37     end process;
38
39
40
41
42
```


XY_Motion VHDL Cont.

```
42 |
43 | --Transition Logic Process:
44 | Transtion_Section : process (current_state, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out )
45 | begin
46 |     case current_state is
47 |
48 |         --nothing is happening at the start
49 |         when initial =>
50 |             if (motion = '1' and extender_out = '1') then
51 |                 next_state <= error; --trying to move while the extender is out results in error
52 |             elsif( motion = '1') then
53 |                 next_state <= button_down;
54 |             else
55 |                 next_state <= initial;
56 |             end if;
57 |
58 |         when error =>
59 |             if (extender_out = '0') then
60 |                 next_state <= initial; --releasing the extender will get out of error state
61 |             else
62 |                 next_state <= error;
63 |             end if;
64 |
65 |         when button_down =>
66 |             if (motion = '0') then
67 |                 next_state <= moving; --releasing the motion will move the bits
68 |             else
69 |                 next_state <= button_down;
70 |             end if;
71 |
72 |         when moving =>
73 |             if (X_EQ = '1' and Y_EQ = '1') then
74 |                 next_state <= initial; --stop moving and go back to start if the values are at target values
75 |             else
76 |                 next_state <= moving;
77 |             end if;
78 |
79 |
80 |
81 |
82 |
83 |
84 |
85 |
```


XY_Motion VHDL Cont.

```
92 | --Decoder_Logic Process:
93 | Decoder_Section: process (current_state, X_LT, X_EQ, X_GT, motion, Y_LT, Y_EQ, Y_GT, extender_out, clk_input)
94 | begin
95 |     case current_state is
96 |
97 |         when initial =>
98 |             extender_en <= X_EQ and Y_EQ; --can only move the extender when the values are at target
99 |             clk_en_x <= '0';
100 |             clk_en_y <= '0';
101 |             capture_XY <= '0';
102 |             error_led <= '0';
103 |
104 |         when error =>
105 |             error_led <= clk_input;    --flashing purposes
106 |
107 |         when button_down =>
108 |
109 |             capture_XY <= '1'; --capture x and y values when the button is pressed
110 |
111 |         when moving =>
112 |             clk_en_x <= X_LT or X_GT; --counters only activate if the values need to move to target
113 |             clk_en_y <= Y_LT or Y_GT;
114 |             extender_en <= '0';
115 |             capture_XY <= '0';
116 |
117 |             ----for the x motion
118 |             if (X_LT = '1') then
119 |                 up_down_x <= '1'; ---x coordinate is less than target so must bring it up
120 |
121 |             elsif (X_EQ = '1') then
122 |                 clk_en_x <= '0'; -- x is t target so we can disable the counter
123 |
124 |             elsif (X_GT = '1') then
125 |                 up_down_x <= '0'; -- x is higher than target, so we must bring it down
126 |
127 |             end if;
```

XY_Motion VHDL Cont.


```
129
130
131 --for the y motion, bring it down if the y coordinate is too high and up if too low and disable counter if at target
132 if (Y_LT = '1') then
133     up_down_y <= '1';
134
135 elsif (Y_EQ = '1') then
136     clk_en_y <= '0';
137
138 elsif (Y_GT = '1') then
139     up_down_y <= '0';
140
141 end if;
142
143 end case;
144 end process;
145 end architecture sm;
146
```

XY_Motion State Machine



State Table	Source State	Destination State	Condition
	1 button_down	button_down	(motion)
	2 button_down	moving	(!motion)
	3 error	error	(extender_out)
	4 error	initial	(!extender_out)
	5 initial	button_down	(motion),(!Transtion_Section)
Transitions		Encoding	

XY_Motion Simulation (Sim 1)



X and Y positions move to target only after motion has been pressed and released. X and Y both reach target values.

Extender VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6
7  entity Extender is
8  port (
9      clk_input, reset, extender, extender_en      : in std_logic;
10     leds                                           : in std_logic_vector (3 downto 0);
11     clk_en, shift_leftright, grapppler_en, extender_out : out std_logic
12 );
13 end entity;
14
15
16 architecture statemachine of Extender is
17
18     type state_names is (extending, fully_extended, extender_pause, retractor_pause, retracting, fully_retracted); -- list all the STATE_NAMES values
19
20     signal current_state, next_state : state_names; -- signals of type STATE_NAMES
21
22 begin
23     -----
24     --State Machine
25     -----
26
27     -- Register Logic Process:
28
29     Register_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
30     begin
31         if (reset = '1') then
32             current_state <= fully_retracted;
33         elsif(rising_edge(clk_input)) then
34             current_state <= next_State;
35         end if;
36     end process;
37 end process;
```

Extender VHDL File Cont.

```
42 -- Transition Logic Process:
43 Transition_Section: process (extender, extender_en, leds, current_state)
44
45 begin
46     case current_state is
47
48
49         when fully_retracted => -- extender button and extender_en enabled allows for extender to pause else retract
50             if (extender = '1' and extender_en = '1') then
51                 next_state <= extender_pause;
52             else
53                 next_state <= fully_retracted;
54             end if;
55
56         when extender_pause => -- when the button is released, extender is disabled and the extender extends otherwise it remains in same position
57             if (extender = '0') then
58                 next_state <= extending;
59             else
60                 next_state <= extender_pause;
61             end if;
62
63         when extending => -- when fully extended, move to fully_extended state else continue extending
64             if (leds = "1111") then
65                 next_state <= fully_extended;
66             else
67                 next_state <= extending;
68             end if;
69
70
71         when fully_extended => -- extender button and extender_en enabled allows for arm to remain still otherwise fully extend
72             if (extender = '1' and extender_en = '1') then
73                 next_state <= retractor_pause;
74             else
75                 next_state <= fully_extended;
76             end if;
77
78         when retractor_pause => -- extender button disabled allows for extender to retract otherwise extender remains still
79             if (extender = '0') then
80                 next_state <= retracting;
81             else
82                 next_state <= retractor_pause;
83             end if;
```


Extender VHDL File Cont.

```
83         end if;
84
85     when retracting => -- when fully retracted, move to fully_retracted state else continue retracting
86         if (leds = "0000") then
87             next_state <= fully_retracted;
88         else
89             next_state <= retracting;
90         end if;
91
92
93     end case;
94 end process;
95
96
97 -- Decoder_Logic Process:
98 Decoder_Section: process (current_state)
99 begin
100     case current_state is
101     when fully_retracted => --when fully retracted, no action can occur
102         clk_en <= '0';
103         shift_leftright <= '0';
104         grapppler_en <= '0';
105         extender_out <= '0';
106
107     when extender_pause => --when paused, no action can occur
108         clk_en <= '0';
109         shift_leftright <= '0';
110         grapppler_en <= '0';
111         extender_out <= '0';
112
113     when extending =>
114         --when extending, everything except the grapppler is enabled
115         clk_en <= '1';
116         shift_leftright <= '1';
117         grapppler_en <= '0';
118         extender_out <= '1';
119
120
121
122
123
```


Extender VHDL File Cont.

```
124
125      when fully_extended => --when fully retracted, grappler and extender will be fully extended
126          clk_en <= '0';
127          shift_leftright <= '0';
128          grappler_en <= '1';
129          extender_out <= '1';
130
131
132      when retractor_pause => --when fully extended, the extender will be out and grappler will be enabled
133          clk_en <= '0';
134          shift_leftright <= '0';
135          grappler_en <= '1';
136          extender_out <= '1';
137
138      when retracting =>      --when retracting, grappler, left and right shift will be off
139          clk_en <= '1';
140          shift_leftright <= '0';
141          grappler_en <= '0';
142          extender_out <= '1';
143
144      when others =>
145          grappler_en <= '0';
146
147
148  end case;
149 end process;
151
152 end statemachine;
153
```


Extender State Machine



	Source State	Destination State	Condition
1	extender_pause	extender_pause	(extender)
2	extender_pause	extending	(!extender)
3	extending	extending	(!(leds[0]) + (leds[0].(!leds[1]) + (leds[0].(leds[1].(!leds[2]) + (leds[0].(leds[1].(leds[2].(!leds[3]))
4	extending	fully_extended	(leds[0].(leds[1].(leds[2].(leds[3]))
5	fully_extended	fully_extended	(!Transition_Section)

Transitions / Encoding /

Extender Simulation (Sim 2)



Extender completes expansion and retraction on its own after extender has been pressed and released

Grapppler VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6
7  entity Grapppler is
8  port (
9      clk_input, reset, grapppler_push, grapppler_en    : in std_logic;
10     led                                                : out std_logic;
11 );
12 end entity;
13
14
15 architecture sm of Grapppler is
16
17     type state_names is (closed, openn, opening, closing);    -- list all the STATE_NAMES values
18     signal current_state, next_state : state_names;            -- signals of type STATE_NAMES
19
20 begin
21     -----
22     --State Machine
23     -----
24
25     -- Register_Logic Process:
26
27     Register_Section: process (clk_input, reset, next_state) -- this process synchronizes the activity to a clock
28     begin
29         if (reset = '1') then
30             current_state <= closed;
31         elsif(rising_edge(clk_input)) then
32             current_state <= next_State;
33         end if;
34     end process;
35
36 end process;
```


Grappler VHDL File Cont.

```
38 | --Transition Logic Process:
39 | Transtion_Section : process (grappler_push, grappler_en, current_state)
40 | begin
41 |     case current_state is
42 |     when closed =>      -- when grappler push-button and grappler_en enabled, the grappler can begin opening otherwise remain closed
43 |                         if ( grappler_push = '1' and grappler_en = '1') then
44 |                             next_state <= opening;
45 |                         else
46 |                             next_state <= closed;
47 |                         end if;
48 |
49 |     when opening =>      -- when grappler push-button is disabled, the grappler is fully open otherwise it is in the process of opening
50 |                         if (grappler_push = '0') then
51 |                             next_state <= openn;
52 |                         else
53 |                             next_state <= opening;
54 |                         end if;
55 |
56 |     when openn =>        -- when grappler push-button and grappler_en enabled, the grappler is in the process of closing otherwise it is fully open
57 |                         if ( grappler_push = '1' and grappler_en = '1') then
58 |                             next_state <= closing;
59 |                         else
60 |                             next_state <= openn;
61 |                         end if;
62 |
63 |     when closing =>      -- when grappler push-button is disabled, the grappler is fully closed otherwise it is in the process of closing
64 |                         if (grappler_push = '0') then
65 |                             next_state <= closed;
66 |                         else
67 |                             next_state <= closing;
68 |                         end if;
69 |
70 |
71 |     end case;
72 | end process;
73 |
```

Grapppler VHDL File Cont.


```
75 | --Decoder_Logic Process:
76 | Decoder_Section: process (current_state)
77 | begin
78 |   case current_state is
79 |     when closed =>      --when grapppler closed, led is off
80 |                         led <= '0';
81 |     when opening =>     --when grapppler is in the process of opening, led is off
82 |                         led <= '0';
83 |     when openn =>       --when grapppler fully open, led is on
84 |                         led <= '1';
85 |     when closing =>     --when grapppler is in the process of closing, led is on
86 |                         led <= '1';
87 |   end case;
88 | end process;
89 |
90 | end architecture sm;
91 |
```

Grapppler State Machine




State Table	Source State	Destination State	Condition
	1 closed	closed	(!Transtion_Section)
	2 closed	opening	(Transtion_Section)
	3 closing	closed	(!grapppler_push)
	4 closing	closing	(grapppler_push)
	5 opening	openn	(!grapppler_push)
Transitions		Encoding	

Grappler Simulation (Sim 3)



Reset Simulation (Sim 4)



All registers are reset when the reset button (pb_n(3)) is active

Bidirectional Shift VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6  entity Bidir_shift_reg is
7  port (
8      clk          : in std_logic := '0';
9      reset         : in std_logic := '0';
10     clk_en        : in std_logic := '0';
11     left0_right1   : in std_logic := '0';
12     reg_bits       : out std_logic_vector( 3 downto 0)
13 );
14 end entity;
15
16 architecture one of Bidir_shift_reg is
17     signal sreg : std_logic_vector(3 downto 0);
18 begin
19     process(clk, reset, clk_en, left0_right1) is
20     begin
21         if (reset = '1') then
22             sreg <= "0000";
23         elsif (rising_edge(clk) and (clk_en = '1')) then
24             if (left0_right1 = '1') then --if right shift is on
25                 sreg(3 downto 0) <= '1' & sreg(3 downto 1); -- right bit shifts
26             elsif (left0_right1 = '0') then
27                 sreg(3 downto 0) <= sreg(2 downto 0) & '0'; -- left bit shifts
28             end if;
29         end if;
30         reg_bits <= sreg;
31     end process;
32 end architecture one;
```

U_D_Bin_Counter4bit VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6  entity U_D_Bin_Counter4bit is
7  port (
8      clk          : in std_logic := '0';
9      reset        : in std_logic := '0';
10     clk_en       : in std_logic := '0';
11     up1_down0    : in std_logic := '0';
12     counter_bits : out std_logic_vector( 3 downto 0)
13 );
14 end entity;
15
16 architecture one of U_D_Bin_Counter4bit is
17     signal ud_bin_counter : unsigned(3 downto 0);
18
19 begin
20
21     process(clk, reset, clk_en, up1_down0) is
22     begin
23         if (reset = '1') then
24             ud_bin_counter <= "0000";
25
26         elsif (rising_edge(clk)) then
```

U_D_Bin_Counter4bit VHDL File Cont.

```
29      -    -  
30      if ((up1_down0 = '1') and (clk_en = '1')) then  
31          ud_bin_counter <= (ud_bin_counter + 1);  
32  
33      elsif ((up1_down0 = '0') and (clk_en = '1')) then  
34          ud_bin_counter <= (ud_bin_counter - 1);  
35  
36      end if;  
37  
38  end if;  
39  
40  end process;  
41  
42  
43  counter_bits <= std_logic_vector(ud_bin_counter);  
44  
45  end one;
```

Register VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6  entity registerr is port(
7      clk : in std_logic := '0';
8      reset : in std_logic := '0';
9      target : in std_logic_vector (3 downto 0);
10     capture_XY : in std_logic := '0';
11     position : out std_logic_vector (3 downto 0)
12 );
13
14 end entity;
15
16 architecture arch of registerr is
17 begin
18     registerr1:
19     process (clk, reset, capture_XY) is
20     begin
21         if (capture_XY = '1') then -- holding target value in position
22             position <= target;
23         elsif (reset = '1') then -- resetting position values
24             position <= "0000";
25         end if;
26     end process;
27
28 end architecture arch;
```

Inverter VHDL File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  library work;
5  -----
6  entity Inverter is
7  port (
8      |      grappler, extender, motion, RESET                : in std_logic;
9      |      grapplerout, extenderout, motionout, RESETout    : out std_logic
10     |      );
11
12 end entity Inverter;
13 -----
14 architecture inverter_logic of Inverter is
15 |
16 begin
17
18 --- Ouputs with correct boolean equations using input operands
19
20 grapplerout <= not grappler;
21 extenderout <= not extender;
22 motionout <= not motion;
23 RESETout <= not RESET;
24
25 end architecture inverter_logic;
```

Compx4 File

```
1  --Author: Group 3, Nandita Lohani, Puneet Bhullar
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5  -----
6  entity Compx4 is
7  port (
8      A, B : in std_logic_vector(3 downto 0);
9      AGTB_out, AEQB_out, ALTB_out : out std_logic
10  );
11  end Compx4;
12
13  -- *****
14  architecture Four_Bit_Comparator of Compx4 is
15  component Compx1
16  port (
17      A, B : in std_logic;
18      AgreatB, AequalB, AlessB : out std_logic
19  );
20  end component;
21
22  -----
23  signal AGTB, AEQB, ALTB : std_logic_vector (3 downto 0);
24  begin
25
26  -- Outputs expressed as boolean equations of operand inputs
27
28
29  AGTB_out <= ((AGTB(3)) or
30      (AEQB(3) and AGTB(2)) or
31      (AEQB(3) and AEQB(2) and AGTB(1)) or
32      (AEQB(3) and AEQB(2) and AEQB(1) and AGTB(0))
33  );
```

Compx4 VHDL File Cont.

```
34
35 AEQB_out <= (AEQB(3) and AEQB(2) and AEQB(1) and AEQB(0));
36
37
38 ALTB_out <= ((ALTB(3)) or
39              (AEQB(3) and ALTB(2)) or
40              (AEQB(3) and AEQB(2) and ALTB(1)) or
41              (AEQB(3) and AEQB(2) and AEQB(1) and ALTB(0))
42              );
43
44 -----instantiation of four single bit comparators-----
45
46 inst1: Compx1 port map (A(3), B(3), AGTB(3), AEQB(3), ALTB(3));
47 inst2: Compx1 port map (A(2), B(2), AGTB(2), AEQB(2), ALTB(2));
48 inst3: Compx1 port map (A(1), B(1), AGTB(1), AEQB(1), ALTB(1));
49 inst4: Compx1 port map (A(0), B(0), AGTB(0), AEQB(0), ALTB(0));
50
51 end architecture Four_Bit_Comparator;
52 -----
53
```