Lab 2 Report

ECE 124

Group 3 Session 201


Nandita Lohani

Puneet Bhullar

Hex Multiplexer File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
 2
     use ieee.std_logic_1164.all;
      library work;
    ⊟entity hex_mux is
         port (
                hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
                                                            : in std_logic_vector(1 downto 0);
                mux_select
                                                            : out std_logic_vector(3 downto 0)
10
                hex_out
11
                );
12
13
       end entity hex_mux;
14
15
    ☐ architecture mux_logic of hex_mux is
17
18
    □ begin
19
20
       -- for the multiplexing of four hex input busses
       with mux_select(1 downto 0) select
21
      hex_out <= hex_num0 when "00", hex_num1 when "01", hex_num2 when "10", hex_num3 when "11";
22
23
24
25
26
       end architecture mux_logic;
27
28
29
```

Hex Mux Simulation



Single-Bit Full Adder File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
      library work;
    ⊟entity full_adder_1bit is
    □ port (
                cin, bit_val1, bit_val2
10
                                            : in std_logic;
                                : out std_logic;
: out std_logic
11
                bit_sum
12
                carry_out_bit
13
14
15
16
17
     end full_adder_1bit;
    ⊟architecture Circuit of full_adder_1bit is
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
      signal half_adder_sum, half_adder_carry : std_logic;
    ⊟begin
      half_adder_carry
                              <= bit_val1 AND bit_val2;
      half_adder_sum
                              <= bit_val1 XOR bit_val2;
      bit_sum
                              <= half_adder_sum XOR cin;
      carry_out_bit
                              <= (half_adder_sum AND cin) OR half_adder_carry;</pre>
     end;
```


Four Bit Full Adder File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
     library work;
    ⊟entity full_adder_4bit is
       port (
                                    : in std_logic;
: in std_logic_vector(3 downto 0);
: out std_logic_vector(3 downto 0);
10
11
              hex_val_A, hex_val_B
12
              hex_sum
13
                                    : out std_logic
              carry_out
14
15
     end full_adder_4bit;
16
17
    □architecture Circuit of full_adder_4bit is
18
19
         -----Components
20
21
22
23
24
25
    □component full_adder_1bit
              cin, bit_val1, bit_val2
                                       : in std_logic;
              bit_sum
                                        : out std_logic;
26
              carry_out_bit
27
28
29
30
     end component;
31
32
33
34
      -- group of 4 logic signals with the group type defined as std_logic_vector(MSB downto LSB)
35
        signal cout : std_logic_vector(3 downto 0);
36
37
```

Four Bit Full Adder File Cont.

```
38
         ---- Instances for the Full_Adder_4bit design ------
39
40
     begin
41
     adder0: full_adder_1bit port map (cin, hex_val_A(0), hex_val_B(0),hex_sum(0), cout(0));
42
43
     adder1: full_adder_1bit port map (cout(0), hex_val_A(1), hex_val_B(1), hex_sum(1), cout(1));
44
45
     adder2: full_adder_1bit port map (cout(1), hex_val_A(2), hex_val_B(2), hex_sum(2), cout(2));
46
47
     adder3: full_adder_1bit port map (cout(2), hex_val_A(3), hex_val_B(3), hex_sum(3), cout(3));
48
49
50
     carry_out <= cout(3);</pre>
51
    Lend circuit;
52
53
```

Four-Bit Full Adder Simulation



Logical Processor File

```
1 2 3
      --Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
     use ieee.std_logic_1164.all;
     library work;
    ⊟entity logic_proc is
         port (
                logic_in0, logic_in1
                                                : in std_logic_vector(3 downto 0);
                logic_select
                                                : in std_logic_vector(1 downto 0);
                                                : out std_logic_vector(3 downto 0)
10
                logic_out
11
12
13
       end entity logic_proc;
14
15
    □ architecture logic_proc_logic of logic_proc is
16
17
18
    □ begin
19
       --for the multiplexing of two logic input busses
       with logic_select(1 downto 0) select
21
       when "00".
22
                     (logic_in0 OR logic_in1) when "01", (logic_in0 XOR logic_in1) when "10", (logic_in0 XNOR logic_in1) when "11";
23
24
25
26
27
       end architecture logic_proc_logic;
28
29
```

Logical Processor Simulation

Logic Selector Inputs



Leds results match the outputs via the logic selector inputs for the four unique operand values

Mux_Out File

```
-- Author: Group 3, Nandita Lohani, Puneet Bhullar
 2 3 4
      library ieee;
      use ieee.std_logic_1164.all;
      library work;
 5
 6
7
8
9
    ⊟entity mux_out is
         port (
                mux_num0,_mux_num1
                                                : in std_logic_vector(4 downto 0);
                muxout_select
                                                : in std_logic;
10
                                                 : out std_logic_vector(4 downto 0)
                mux_out
11
                );
12
13
14
      end entity mux_out;
15
16
17
18
19
    □architecture muxout_logic of mux_out is
    ⊟begin
      --for the multiplexing of two mux input busses
20
      with muxout_select select
     mux_out <= mux_num0 when '0',
mux_num1 when '1';
21
22
23
24
25
26
      end architecture muxout_logic;
```

Logical Step Top

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
     library work:
   789
10
11
12
13
    end LogicalStep_Lab2_top;
14
15
   □architecture Circuit of LogicalStep_Lab2_top is
16
17
    ⊟-- Components to be Used ---
18
19
   in component hex_mux
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
              hex_num3, hex_num2, hex_num1, hex_num0 : in std_logic_vector(3 downto 0);
              mux_select
                                                   : in std_logic_vector(1 downto 0);
              hex_out
                                                   : out std_logic_vector(3 downto 0)
     end component;
    □component logic_proc
    □ port (
                                          : in std_logic_vector(3 downto 0);
: in std_logic_vector(1 downto 0);
              logic_in0,logic_in1
              logic_select
              logic_out
                                           : out std_logic_vector(3 downto 0)
     end component;
```

Logical Step Top Cont.

```
37
    □component full_adder_4bit
38
        port (
                cin : in std_logic;
hex_val_A, hex_val_B : in std_logic_vector(3 downto 0);
hex_sum : out std_logic_vector(3 downto 0);
carry_out : out std_logic
39
40
41
42
43
44 45
      end component;
46
47
48
49
50
    □component mux_out
        port (
                51
52
53
54
                );
55
     -end component;
56
57
58
59
      -- groups of logic signals with each group defined as std_logic_vector(MSB downto LSB)
60
         signal hex_A, hex_B, hex_C, hex_D
                                                                                                  : std_logic_vector(3 downto 0);
61
      --- some selector nets;
62
         signal hex_mux_sel0, hex_mux_sel1, logic_proc_sel
signal hex_mux_out0, hex_mux_out1, logic_proc_out, adder_bit_out
63
                                                                                                  : std_logic_vector(1 downto 0);
                                                                                                  : std_logic_vector (3 downto 0);
64
65
66
      --- some concatenation nets
                                                                                                   : std_logic_vector(4 downto 0);
67
         signal muxout_in0, muxout_in1
68
69
         signal muxout_sel
                                                                                                   : std_logic;
                                                                                                   : std_logic;
         signal carry_out
```

Logical Step Top Cont.

```
73
74
         begin
 75
         -- assign (connect) one end of each input group (bus) to sepecific switch inputs
        hex_A <= sw(3 downto 0);
hex_B <= sw(7 downto 4);
hex_C <= sw(11 downto 8);
hex_D <= sw(15 downto 12);
 76
77
78
  79
  80
  81
         -- assign 4 of the pb inputs to drive mux selection port
  82
  83
         hex_mux_sel0 <= pb(1 downto 0);</pre>
         hex_mux_sel1 <= pb(3 downto 2);
logic_proc_sel <= pb(5 downto 4);
muxout_sel <= pb(6);
  85
  86
         --combine singles through concatenation for the mux_out multiplexer inputs
  88
  89
         muxout_in0 <= '0' & logic_proc_out;</pre>
  90
         muxout_in1
                            <= carry_out & adder_bit_out;
  91
  92
         ---instances for hex_mux, logic processor, full adder 4 bit and mux_out component inst0: hex_mux port map (hex_A, hex_B, hex_C, hex_D, hex_mux_sel0, hex_mux_out0); inst1: hex_mux port map (hex_A, hex_B, hex_C, hex_D, hex_mux_sel1, hex_mux_out1);
  93
  94
  95
  96
  97
         inst2: logic_proc port map (hex_mux_out0, hex_mux_out1, logic_proc_sel, logic_proc_out);
  98
         inst3: full_adder_4bit port map ('0', hex_mux_out0, hex_mux_out1, adder_bit_out, carry_out);
  99
100
         inst4: mux_out port map (muxout_in0, muxout_in1, muxout_sel, leds(4 downto 0));
         leds(5) \leftarrow pb(6);
101
102
103
104
         end Circuit;
105
106
```

Arithmetic Logic Unit Simulation

