Lab 3 Report

ECE 124

Group 3 Session 201

Nandita Lohani

Puneet Bhullar

Magnitude Comparator Truth Table

Comparison Inputs from 1-Bit Comparators												4-Bit Comparator Outputs		
A3 <b3< th=""><th>A3=B3</th><th>A3>B3</th><th>A2<b2< th=""><th>A2=B2</th><th>A2>B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<></th></b2<></th></b3<>	A3=B3	A3>B3	A2 <b2< th=""><th>A2=B2</th><th>A2>B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<></th></b2<>	A2=B2	A2>B2	A1 <b1< th=""><th>A1=B1</th><th>A1>B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<></th></b1<>	A1=B1	A1>B1	A0 <b0< th=""><th>A0=B0</th><th>A0>B0</th><th>A<b< th=""><th>A=B</th><th>A>B</th></b<></th></b0<>	A0=B0	A0>B0	A <b< th=""><th>A=B</th><th>A>B</th></b<>	A=B	A>B
0	0	1	Х	Х	X	Χ	Х	Х	Х	Х	X	0	0	1
1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	0
0	1	0	0	0	1	Х	Х	Х	Х	X	Χ	0	0	1
0	1	0	1	0	0	Х	Х	Х	Х	Х	Х	1	0	0
0	1	0	0	1	0	0	0	1	Х	Х	Х	0	0	1
0	1	0	0	1	0	1	0	0	X	X	X	1	0	0
0	1	0	0	1	0	0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0	1	0	0	1	0	0
0	1	0	0	1	0	0	1	0	0	1	0	0	1	0

Single Bit Magnitude Comparator (Compx1)

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all:
    ⊟entity Compx1 is
    □ port (
                  A, B : in std_logic;
AgreatB, AequalB, AlessB : out std_logic
11
12
     end Compx1;
17
    □architecture Single_Bit_Comparator of Compx1 is
19
20
    ⊟begin
21
22
     -- boolean logic applied to each output with input operands
23
24
     AgreatB <= A and (not B);
     AegualB <= A xnor B;
     AlessB <= (not A) and B:
26
27
    Lend architecture Single_Bit_Comparator;
```

4-Bit Magnitude Comparator (Compx4)

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
    ⊟entity Compx4 is
                     A, B : in std_logic_vector(3 downto 0);
                    AGTB_out, AEQB_out, ALTB_out : out std_logic
      end Compx4;
       __ ******************************
    □architecture Four_Bit_Comparator of Compx4 is
16 ⊟component Compx1
17 ⊟ port (
                 A. B : in std_logic:
                 AgreatB, AegualB, AlessB : out std_logic
21
22
23
24
25
26
27
28
29
30
       end component;
       signal AGTB, AEQB, ALTB : std_logic_vector (3 downto 0);
       -- Outputs expressed as boolean equations of operand inputs
     ⊟AGTB_out <= ((AGTB(3)) or
                      (AEQB(3) and AGTB(2)) or
31
32
33
34
35
36
37
38
                      (AEQB(3) and AEQB(2) and AGTB(1)) or
                      (AEQB(3) and AEQB(2) and AEQB(1) and AGTB(0))
       AEQB\_out \leftarrow (AEQB(3) \text{ and } AEQB(2) \text{ and } AEQB(1) \text{ and } AEQB(0));
     ⊟ALTB_out <= ((ALTB(3)) or
39
40
41
                      (AEQB(3) and ALTB(2)) or
                      (AEQB(3) and AEQB(2) and ALTB(1)) or
                      (AEQB(3) and AEQB(2) and AEQB(1) and ALTB(0))
42
43
44
       -----instantiation of four single bit comparators------
       inst1: Compx1 port map (A(3), B(3), AGTB(3), AEQB(3), ALTB(3));
inst2: Compx1 port map (A(2), B(2), AGTB(2), AEQB(2), ALTB(2));
inst3: Compx1 port map (A(1), B(1), AGTB(1), AEQB(1), ALTB(1));
46
47
       inst4: Compx1 port map (A(0), B(0), AGTB(0), AEQB(0), ALTB(0));
      end architecture Four_Bit_Comparator;
```









MUX File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
    library ieee;
    use ieee.std_logic_1164.all;
    library work;
   ⊟entity MUX is
      port (
           8
                                          : out std_logic_vector(3 downto 0)
           mux_temp
11
12
13
   Lend entity MUX;
14
   □architecture mux_logic of MUX is
17
   ⊟begin
19
20
    --for the multiplexing of two mux input busses
    with vacation_mode select
21
    23
24
    end architecture mux_logic;
26
27
```

SevenSegment File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
      library ieee;
      use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
    ⊟entity SevenSegment is port (
10
                : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
11
12
         sevenseg: out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
13
14
      end SevenSegment;
15
    □architecture decode_function1 of SevenSegment is
17
18 🛱--
     |-- The following statements convert a 4-bit input, called dataIn to a pattern of 7 bits.
      -- The segment turns on when it is '1' otherwise '0'.
21 L__
22 ⊟begin
23
24
         with hex select
                                                                     -- data in
                                       --GFEDCBA
                                      <="0111111" when "0000", "0000110" when "0001",
         sevenseg(6 downto 0);
25
                                        "1011011" when "0010",
26
                                        "1001111" when "0011",
27
28
                                        "1100110" when "0100"
                                        "1101101" when "0101", "1111101" when "0110",
29
30
31
                                         "0000111" when "0111",
32
33
                                        "1111111" when "1000",
                                        "1101111" when "1001"
                                        "1110111" when "1010",
"1111100" when "1011",
"1011000" when "1100",
34
35
36
37
                                         "1011110" when "1101".
38
                                         "1111001" when "1110",
                                        "1110001" when "1111",
39
                                         "0000000" when others;
40
41
42
     Lend architecture decode_function1;
43
```

Segment7_mux File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
    library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.numeric_std.all;
   ⊟entity segment7_mux is
      port (
                      : in std_logic := '0';
: in std_logic_vector(6 downto 0);
49
              DIN2
                      : in std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic;
50
51
              DOUT
52
              DIG2
53
              DIG1
                       : out std_logic
54
55
56
57
     end entity segment7_mux;
     __ *******************************
   □architecture syn of segment7_mux is
59
       signal toggle
                          : std_logic;
61
       signal DOUT_TEMP
                         : std_logic_vector(6 downto 0);
62
63 ⊟begin
64 ⊟ ---
65
       -- Register File
66
67
       clk_proc:process(CLK)
                         :unsigned(10 downto 0) := "00000000000";
       variable COUNT
69
70
71
72
73
74
75
76
77
78
79
          if (rising_edge(CLK)) then
             COUNT := COUNT + 1;
             COUNT := COUNT;
          end if;
        toggle <= COUNT(10);
        end process clk_proc;
       DIG1 <= NOT toggle;
       DIG2 <= toggle;
      80
81
82
83
84
85
86
```

Segment7_mux File Cont.

```
DOUT(0) <= '0' WHEN (DOUT_TEMP(0) = '0') ELSE '1';
DOUT(1) <= '0' WHEN (DOUT_TEMP(1) = '0') ELSE 'Z'; --open drain
DOUT(2) <= '0' WHEN (DOUT_TEMP(2) = '0') ELSE '1';
DOUT(3) <= '0' WHEN (DOUT_TEMP(3) = '0') ELSE '1';
DOUT(4) <= '0' WHEN (DOUT_TEMP(4) = '0') ELSE '1';
DOUT(5) <= '0' WHEN (DOUT_TEMP(5) = '0') ELSE 'Z'; --open drain
DOUT(6) <= '0' WHEN (DOUT_TEMP(6) = '0') ELSE 'Z'; --open drain
DOUT(7) <= '0' WHEN (DOUT_TEMP(7) = '0') ELSE 'Z'; --open drain
end architecture syn;
```

Inverter File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
     library work;
    ⊟entity Inverter is
        port (
               pb_n0, pb_n1, pb_n2, pb_n3 : in std_logic; pb_n0out, pb_n1out, pb_n2out, pb_n3out : out std_logic
10
11
12
    Lend entity Inverter;
    □architecture inverter_logic of Inverter is
15
16
    ⊟begin
17
18
     --- Ouputs with correct boolean equations using input operands
19
20
     pb_n0out <= not pb_n0;
21
     pb_n1out <= not pb_n1;
22
     pb_n2out <= not pb_n2;
23
     |pb_n3out <= not pb_n3:
24
25
     end architecture inverter_logic;
26
27
```

HVAC File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
    library ieee;
    use ieee.std_logic_1164.all;
   L-- clk input is the LogicalStep 50MHz clock input
   ⊟entity HVAC is
       port
   \dot{\Box}
11
         HVAC_SIM
                          : in boolean;
                          : in std_logic;
12
13
                          : in std_logic;
         run_n
14
         increase, decrease : in std_logic;
15
                          : out std_logic_vector (3 downto 0)
16
17
   ⊟architecture rtl of HVAC is
                        : std_logic;
    signal clk_2hz
    signal HVAC_clock
                       : std_logic;
24
25
    signal digital_counter : std_logic_vector(23 downto 0);
26
    __****************
27
   ⊟begin
28
29
    -- clk_divider process generates a 2Hz Clck from the 50 Mhz clk
30
31
   ⊟clk_divider: process (clk)
32
      variable counter : unsigned(23 downto 0);
33
34
      Synchronously update counter
35
36
37
         if (rising_edge(clk)) then
               counter := counter + 1;
38
39
         digital_counter <= std_logic_vector(counter);</pre>
40
41
       end process;
```

HVAC File Cont.

```
clk_2hz <= digital_counter(23);
    ⊟clk_mux: process (HVAC_SIM)
        begin
            if (HVAC_SIM) then
                    HVAC_clock<= clk;
            else
                    HVAC_clock<= clk_2hz;
51
            end if;
52
         end process:
53
54
    ⊟counter: process (HVAC_clock)
         variable cnt : unsigned(3 downto 0) := "0111";
56
57
         beain
58
59
         -- Synchronously update counter
if ((rising_edge(HVAC_clock)) AND (run_n ='0')) then
60
61
62
                if ((increase = '1') AND (cnt /= 15))then
                   -- Increment only if not at maxvalue
63
64
               cnt := cnt + \frac{1}{1};
elsif ((decrease = \frac{1}{1}) AND (cnt /= \frac{0}{1}) then
65
                   -- Decrement only if not at minvalue
66
67
                   cnt := cnt - 1;
68
                end if:
69
            end if:
70
71
         -- Output the current count
            temp <= std_logic_vector(cnt);</pre>
73
74
         end process:
     end rtl;
```

TESTER File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
       library ieee;
      use ieee.std_logic_1164.all;
    ⊟entity Tester is port (
: in std_logic;
 6
7
          I1EQI2,I1GTI2,I1LTI2 : in std_logic;
                            : in std_logic_vector(3 downto 0);
          input2
10
11
                                 : in std_logic_vector(3 downto 0);
          TEST_PASS
                                 : out std_logic
12
13
      Lend Tester;
14
15
16
17
     □architecture Test_ckt of Tester is
18
19
       signal EQ_PASS, GT_PASS, LT_PASS : std_logic;
|Tester1:
     ⊟PROCESS (MC_TESTMODE, input1, input2, I1EQI2, I1GTI2, I1LTI2) is
             IF ((input1 = input2) AND (I1EQI2 = '1')) THEN EQ_PASS <= ^{11}; GT_PASS <= ^{0};
             LT_PASS <= '0';
             ELSIF ((input1 > input2) AND (I1GTI2 = '1')) THEN GT_PASS <= '1'; EQ_PASS <= '0';
             LT_PASS <= '0';
             ELSIF ((input1 < input2) AND (I1LTI2 = '1')) THEN
LT_PASS <= '1';
EQ_PASS <= '0';</pre>
             GT_PASS <= '0';
             ELSE
             EQ_PASS <= '0';
             GT_PASS <= '0';
             LT_PASS <= '0';
47
48
49
50
51
52
             TEST_PASS <= MC_TESTMODE AND (EQ_PASS OR GT_PASS OR LT_PASS);
       end process;
      end;
```

Energy Monitor Control File

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee:
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
   ⊟entity Energy_Monitor is
             AGTB, AEQB, ALTB, vacation_mode, MC_test, window_open, door_open : in std_logic;
             furnace, at_temp, AC, blower, window, door, vacation: out std_logic;
             run_n, increase, decrease : out std_logic
13
     end Energy_Monitor;
14
   __ **************************
18
   marchitecture Energy_Monitoring_Controller of Energy_Monitor is
    signal activate: std_logic:
23
24
25
   ⊟begin
    energymonitor1:
26
27
28
      process (AGTB, AEQB, ALTB, vacation_mode, MC_test, window_open, door_open) is
29
30
31
          --- Ouputs expressed as correct boolean expressions with input operands and signals
32
33
          furnace <= ((AGTB) and (not MC_test) and (not window_open) and (not door_open));
34
35
          AC <= ((ALTB) and (not MC_test) and (not window_open) and (not door_open));
          blower <= ((AGTB or ALTB) and (not MC_test) and (not window_open) and (not door_open));
          window <= window open:
          door <= door_open;
39
          vacation <= vacation_mode;</pre>
40
          decrease <= ALTB;
          increase <= AGTB;
43
          run_n <= ((AEQB) or (window_open) or (door_open) or (MC_test));
45
     end process;
    end architecture Energy_Monitoring_Controller;
```

Logical Step Top

```
--Author: Group 3, Nandita Lohani, Puneet Bhullar
     library ieee;
     use ieee.std_logic_1164.all;
    ⊟entity LogicalStep_Lab3_top is port (
       clkin_50 : in std_logic;
       pb_n : in std_logic_vector(3 downto 0);
                  : in std_logic_vector(7 downto 0);
10
11
       --HVAC_temp : out std_logic_vector(3 downto 0); -- used for simulations only. Comment out for FPGA download compiles.
12
13
14
                  : out std_logic_vector(7 downto 0);
       seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
15
       seg7_char1 : out std_logic; -- seg7 digit1 selector
seg7_char2 : out std_logic -- seg7 digit2 selector
17
18
19
    end LogicalStep_Lab3_top;
21
22
   □architecture design of LogicalStep_Lab3_top is
23
    |-- Provided Project Components Used
25
   27
28
29
30
     end component SevenSegment;
31
32
    ⊟component segment7_mux port (
                    : in std_logic := '0':
33
34
                        : in std_logic_vector(6 downto 0);
35
                     : in std_logic_vector(6 downto 0);
36
              DOUT
                     : out std_logic_vector(6 downto 0);
37
              DIG2
                     : out std_logic;
38
              DIG1
                     : out std_logic
39
40
     -end component segment7_mux;
41
42
    ⊟component Tester port (
43
          MC_TESTMODE
                              : in std_logic;
          I1EQI2,I1GTI2,I1LTI2 : in std_logic;
44
45
                             : in std_logic_vector(3 downto 0);
46
                              : in std_logic_vector(3 downto 0);
          input2
47
          TEST_PASS
                              : out std_logic
        end component;
```

Logical Step Top Cont.

```
51
   ⊟component HVAC port (
52
         HVAC_SIM
clk
run_n
                            : in boolean;
53
                            : in std_logic;
54
                           : in std_logic;
55
          increase, decrease : in std_logic;
56
                      : out std_logic_vector (3 downto 0)
57
          );
58
       end component;
59
60
   ⊟component Compx4 port (
            A, B : in std_logic_vector(3 downto 0);
AGTB_out, AEQB_out, ALTB_out : out std_logic
61
62
63
64
    end component;
65
66
   ⊟component MUX port (
            67
68
69
70
71
72
73
    end component;
74
75
   Ecomponent Inverter port (
            76
77
78
79
    end component;
80
81
   □component Energy_Monitor port (
82
83
            AGTB, AEQB, ALTB, vacation_mode, MC_test, window_open, door_open : in std_logic;
            furnace, at_temp, AC, blower, window, door, vacation: out std_logic;
84
            run_n, increase, decrease : out std_logic
85
86
    end component;
87
88
89
    constant HVAC_SIM: boolean: = FALSE; -- set to FALSE when compiling for FPGA download to LogicalStep board
```

Logical Step Top Cont.

```
91
        -- global clock
       signal clk_in : std_logic;
signal mux_temp, current_temp : std_logic_vector(3 downto 0);
signal mt_7seg, ct_7seg : std_logic_vector(6 downto 0);
 93
94
95
96
97
        : std_logic_vector (3 downto 0);
: std_logic_vector (3 downto 0);
       signal desired_temp
       signal vacation_temp
       signal vacation_mode, MC_test_mode_signal, window_open, door_open : std_logic;


      signal AGTB_signal, AEQB_signal, ALTB_signal
      : std_logic;

      signal MC_test_pass
      : std_logic;

      signal decrease, increase, run_n
      : std_logic;

104
105
106
       begin -- Here the circuit begins
108
       clk_in <= clkin_50; --hook up the clock input
109
110
        -- temp inputs hook-up to internal busses.
111
       desired_temp <= sw(3 downto 0);</pre>
       vacation_temp <= sw(7 downto 4);
112
113
114
115
       --instantiation of all components with the appropriate singls and outputs
116
117
       inst1: sevensegment port map (mux_temp, mt_7seg);
118
       inst2: sevensegment port map (current_temp, ct_7seg);
119
       inst3: segment7_mux port map (clk_in, mt_7seg, ct_7seg, seg7_data, seg7_char2, seg7_char1);
inst4: Tester port map(MC_test_mode_signal, AEQB_signal, AGTB_signal, ALTB_signal, desired_temp, current_temp,leds(6));
122
123
124
       inst5: HVAC port map (HVAC_SIM, clk_in, run_n, increase, decrease, current_temp );
125
       inst6: Compx4 port map (mux_temp, current_temp, AGTB_signal, AEQB_signal, ALTB_signal);
126
127
       inst7: MUX port map (vacation_mode, desired_temp, vacation_temp, mux_temp);
128
129
       inst8: Inverter port map(pb_n(0), pb_n(1), pb_n(2), pb_n(3), door_open, window_open, MC_test_mode_signal, vacation_mode);
130
131
     🖆inst9: Energy_Monitor port map (AGTB_signal, AEQB_signal, ALTB_signal, vacation_mode, MC_test_mode_signal, window_open, door_open,
132
                                            leds(0), leds(1), leds(2), leds(3), leds(4), leds(5), leds(7), run_n, increase, decrease);
133
134
       I--HVAC temp <= current temp: -- used for simulations only. Comment out for FPGA download compiles.</p>
       end design;
```


Energy Monitor Function Simulation 1



accordance with mux temp and current temp

during vacation AND normal mode

Energy Monitor Function Simulation 2



Energy Monitor Function Simulation 3

