


### Master slave d flip flop

Schematic:



Code:

```

1. `timescale 1ns/1ns
2.
3. module msdff (
4.     input D,Reset,clock,output  Q
5. );
6.
7.     wire D_bar;
8.     wire C_bar;
9.     wire N_r;
10.    wire upper1;
11.    wire upper2;
12.    wire upper3;
13.    wire upper4;
14.    wire down1;
15.    wire down2;
16.    wire down3;
17.    wire Q_bar;
```

```

18.
19.    not d_comp(D_bar,D);
20.    not C_comp(C_bar,clock);
21.    not R_comp(N_r,Reset);
22.    //master
23.    nand first_upper(upper1,D,C_bar);
24.    nand first_down(down1,D_bar,C_bar);
25.    nand second_upper(upper2,upper1,down2);
26.    nand second_down(down2,down1,upper2,N_r);
27.
28.    //slave
29.    nand s_first_upper(upper3,upper2,clock);
30.    nand s_first_down(down3,down2,clock);
31.    nand s_second_upper(Q,upper3,Q_bar);
32.    nand s_second_down(Q_bar,Q,down3,N_r);
33.
34. endmodule
35.

```


Testbench:

```

1. `timescale 1ns/1ns
2.
3. module dfftb ();
4. reg D;
5. reg clock;
6. reg reset;
7. wire Q;
8.
9. msdff name(D,reset,clock,Q);
10.
11. initial begin
12.     clock = 0;
13.     forever #10 clock = ~clock;
14. end
15.
16. initial begin
17.     D = 0;
18.     reset = 1;
19.
20.     #5
21.     reset = 0;
22.
23.     #10
24.     D = 1;
25.     #10
26.     D = 1;
27.     #10
28.     D = 0;
29.     #10
30.     D = 1;
31.     #5
32.     reset = 1;
33.
34.     #5
35.     reset = 0;
36. end
37. endmodule
38.

```


## Simulation:



## 64 bit shift register:

### Schematic:

64 bit shift register



Code:

```
1. `timescale 1ns/1ns
2.
3. module sr64(par_in,Data_out,mode,load,serin,clock,reset);
4. parameter n = 64;
5. input [n-1:0]par_in;
6. input mode;
7. input load;
8. input serin;
9. input clock;
10. input reset;
11. output reg [n-1:0]Data_out;
12. integer k;
13.
14. always @(posedge clock or posedge reset) begin
15.     if (reset)
```

```

16.      Data_out <= {n{1'b0}};
17.    else if(load)
18.      Data_out <= par_in;
19.    else
20.      begin
21.        if(!mode) begin
22.          for (k = 0;k < n-1 ;k = k + 1 ) begin
23.            Data_out[k] <= Data_out[k + 1];
24.          end
25.          Data_out[n - 1] <= serin;
26.        end
27.        else begin
28.          for (k = n - 1;k > 0 ;k = k - 1 ) begin
29.            Data_out[k] <= Data_out[k - 1];
30.          end
31.          Data_out[0] <= serin;
32.        end
33.      end
34.    end
35.  endmodule
36.

```

### Testbench:


```


1. `timescale 1ns/1ns
2.
3. module sr64tb();
4.   parameter n = 64;
5.   reg [n-1:0] par_in;
6.   reg mode;
7.   reg load;
8.   reg serin;
9.   reg clock;
10.  reg reset;
11.
12.  wire [n-1:0]Data_out;
13.
14.  sr64 name(par_in,Data_out,mode,load,serin,clock,reset);
15.
16.  initial begin
17.    clock = 0;
18.    forever #10 clock = ~clock;
19.  end
20.
21.  initial begin
22.    par_in = 64'd0;
23.    mode = 0;
24.    load = 0;
25.    serin = 0;
26.    reset = 1;
27.
28.    #10
29.    reset = 0;
30.
31.    #10
32.    par_in = 64'd4294967296;
33.    load = 1;
34.
35.    #15
36.    load = 0;
37.
38.    #10

```

```
39.      mode = 0;
40.      serin = 0;
41.
42.      #100
43.      mode = 1;
44.      serin = 0;
45.
46.      #200
47.      reset = 1;
48.
49.      #50
50.      $stop;
51. end
52. endmodule
53.
```

### Simulation:






4 bit up counter

Shematic:

4 bit counter:



Code:

```
1. `timescale 1ns/1ns
2.
3. module counter #(parameter n = 4)(input clock,input reset,input cnt,output co,output [n-
1:0]out);
4.     wire [n-1:0]D;
5.     wire[n-1:0]toggle;
6.     genvar k;
7.     generate
8.         for (k = 0;k < n;k = k + 1)begin
9.             if (k == 0)
10.                 assign toggle[k] = cnt;
11.             else
12.                 assign toggle[k] = cnt & &out[k-1:0];
13.
14.             assign D[k] = out[k] ^ toggle[k];
15.
16.             msdff ins(D[k],reset,clock,out[k]);
17.         end
18.     endgenerate
19.     assign co = cnt & &out;
20. endmodule
21.
```

Testbench



```
1. `timescale 1ns/1ns
2.
3. module countertb ();
4.
5.     parameter n = 4;
6.     reg cnt;
7.     wire co;
8.     reg clock;
9.     reg reset;
10.    wire [n-1:0]out;
11.
12.    counter #(n) name(clock,reset,cnt,co,out);
13.
14.    initial begin
15.        clock = 0;
16.        forever #10 clock = ~clock;
17.    end
18.
19.    initial begin
20.        reset = 1;
21.        cnt = 0;
22.
23.        #12
24.        reset = 0;
25.
26.        #8
27.        cnt = 1;
28.
29.        #800
30.        cnt = 0;
31.
32.        #10
33.        reset = 1;
34.
35.        #5
```

```

36.      $stop;
37.    end
38.
39. endmodule
40.
41.


```

### Simulation:



Toggle detector:

Schematic:



جیف فلپ فلپ یعنی اس بونج ایس level sets r flip flop لatch چوی  
flip flop چوی (high level ) input یعنی latch چوی  
روج XOR یعنی حداکثر و اینکه rising edge -

Code:

```

1. `timescale 1ns/1ns
2.
3. module td (input clock,input reset,output Q);
4.     wire temp;
5.     msdff new(D,reset,clock,temp);
6.     assign Q = D ^ temp;
7.
8. endmodule
9.
```

Testbench:

```

1. `timescale 1ns/1ns
2. module toggletb ();
3.
4.     reg reset;
5.     reg D;
6.     reg clock;
7.     wire out;
8.
9.     td name(clock,D,reset,out);
10.
11.    initial begin
```

```

12.      clock = 0;
13.      forever #10 clock = ~clock;
14.    end
15.
16.    initial begin
17.      D = 0;
18.      reset = 1;
19.
20.      #10
21.      reset = 0;
22.      D = 1;
23.
24.      #30
25.      D = 0;
26.
27.      #40
28.      D = 1;
29.
30.      #20
31.      reset = 1;
32.
33.      #10
34.      $stop;
35.    end
36.
37. endmodule
38.

```


### Simulation:



## Toggle counter

حداکثر ۲۵۵ تغییر را میتواند بشمارد.

Schematic:



Code:

```

1. `timescale 1ns/1ns
2.
3. module Toggle_Counting #(parameter n = 64, parameter h = 8)(par_in,clock,reset,mode,load,D,out);
4.   input clock;
5.   input reset;
6.   input load;
7.   input mode;
8.   input [n-1:0]par_in;
9.   input D;
10.  wire Q;
11.  wire [n-1:0]Data_out;
12.  wire co;
13.  output [h-1:0]out;
14.
15.  td toggle(~clock,D,reset,Q);
16.  sr64 shift(par_in,Data_out,mode,load,Q,clock,reset);
17.  counter #(h) count(clock,reset,Data_out[n-1],co,out);
18.
19. endmodule
20.

```

Testbench:


```


1. `timescale 1ns/1ns
2.


```

```
3. module tctb ();
4.     parameter n = 64;
5.     parameter h = 8;
6.     reg clock;
7.     reg reset;
8.     reg load;
9.     reg mode;
10.    reg [n-1:0]par_in;
11.    reg D;
12.    wire [h-1:0]out;
13.
14.    Toggle_Counting #(n,h)name  (par_in,clock,reset,mode,load,D,out);
15.
16.    initial begin
17.        clock = 0;
18.        forever #1 clock = ~clock;
19.    end
20.
21.    initial begin
22.        D = 0;
23.        forever #5 D = ~D;
24.    end
25.
26.    initial begin
27.        mode = 0;
28.        reset = 1;
29.        load = 0;
30.        par_in = 64'd0;
31.
32.        #2
33.        reset = 0;
34.
35.        #600
36.        $stop;
37.
38.    end
39.
40. endmodule
41.
```

Simulations:










Comparator:

Schematic:

### 8 bit comparator



## Comparator:



## Code:

```

1. `timescale 1ns/1ns
2.
3. module comparator8 #(parameter n = 8)(input [n-1:0]main_number,input [n-1:0]given_number,output
eq,output gt,output lt);
4.     wire [n-1:0]p;
5.     wire [n-1:0]q;
6.
7.     genvar k;
8.     genvar i;
9.     generate
10.        for (k = 0;k < n;k = k + 1)begin
11.            assign p[k] = ~(main_number[k] ^ given_number[k]);
12.        end
13.        for (i = 0;i < n ;i = i+1)
14.        begin
15.            if (i == n-1)
16.                assign q[i] = main_number[i] & ~given_number[i];
17.            else
18.                assign q[i] = main_number[i] & ~given_number[i] & &p[n-1:i+1];
19.        end
20.    endgenerate
21.
22.    assign eq = &p;
23.    assign gt = |q;
24.    assign lt = ~(eq | gt);
25. endmodule
26.
```

```

1. `timescale 1ns/1ns
2.
3. module comparator#(parameter n = 8)(input [n-1:0]in,output warning,output error);
4.     wire eq;
5.     wire lt;
6.     wire gt;
```

```

7. wire eq1;
8. wire lt1;
9. wire gt1;
10.
11. comparator8 #(n) first(in,8'b00000011,eq,gt,lt);
12. comparator8 #(n) second(in,8'b00000111,eq1,gt1,lt1);
13.
14. assign warning = gt & lt1;
15.
16. assign error = (gt1 & gt) | (gt1 & ~gt);
17.
18. endmodule
19.

```


Testbench:

```

1. `timescale 1ns/1ns
2.
3. module comptb ();
4. parameter n = 8;
5. reg [n-1:0]in;
6. wire warning;
7. wire error;
8.
9. comparator #(n) inst(in,warning,error);
10. initial begin
11.     in = 8'd5;
12.
13.     #10
14.     in = 8'd1;
15.
16.     #5
17.     in = 8'd64;
18.
19.     #10
20.     $stop;
21. end
22.
23. endmodule
24.

```


Simulations:



Error Detector:

Schematic:

## Error detection 1 bit



Code:


```

1. `timescale 1ns/1ns
2.
3. module error_d #(parameter n = 64, parameter h = 8) (input in, input clock, input reset, output
warning, output error );
4. wire mode;
5. wire [n-1:0] par_in;
6. wire load;
7.
8. assign mode = 0;
9. assign par_in = {n{1'b0}};
10. assign load = 0;
11.
12. wire [h-1:0] tempout;
13.
14. Toggle_Countingd #(n,h) inst(par_in,clock,reset,mode,load,in,tempout);
15. comparator #(h) temp(tempout,warning,error);
16.
17.
18. endmodule
19.
```

Testbench:

```
1. `timescale 1ns/1ns
2.
3. module err_tb ();
4. parameter n =64;
5. parameter h = 8;
6.
7. reg in;
8. reg clock;
9. reg reset;
10.
11. wire warning;
12. wire error;
13.
14. error_d #(n,h) name(in,clock,reset,warning,error);
15.
16. initial begin
17.     clock = 0;
18.     forever #1 clock = ~clock;
19. end
20.
21. initial begin
22.     reset = 1;
23.
24.     #10
25.     reset = 0;
26.     in = 0;
27.
28.     repeat (8) begin
29.         #5 in = ~in;
30.     end
31.
32.     #10
33.     $stop;
34. end
35.
36. endmodule
37.
```

Simulations:



8 bit error detector:

Code:

```

1. `timescale 1ns/1ns
2.
3. module error_d8 #(parameter n = 64,parameter h = 8)(input [h-1:0]in,input clock,input
reset,output [h-1:0] warning,output [h-1:0] error);
4.   genvar k;
5.   generate
6.     for (k = 0;k < h ;k = k + 1) begin
7.       error_d #(n,h) temp(in[k],clock,reset,warning[k],error[k]);
8.     end
9.   endgenerate
10.
11. endmodule
12.
```

Testbench:

```

1. `timescale 1ns/1ns
2.
3. module error_d_tb8 ();
4.
5. parameter n = 64;
```

```

6. parameter h = 8;
7.
8. reg clock;
9. reg reset;
10. reg [h-1:0] in;
11. wire [h-1:0] warning;
12. wire [h-1:0] error;
13.
14. error_d8 #(n,h) name(in,clock,reset,warning,error);
15.
16. initial begin
17.     clock = 0;
18.     forever #1 clock = ~clock;
19. end
20.
21. initial begin
22.     reset = 1;
23.     in = 0;
24.
25.     #10
26.     reset = 0;
27.
28.     repeat (10) begin
29.         #3 in[0] = ~in[0];
30.     end
31.     repeat (10) begin
32.         #1 in[1] = ~in[1];
33.     end
34.     repeat (7) begin
35.         #3 in[2] = ~in[2];
36.     end
37.     repeat (10) begin
38.         #5 in[3] = ~in[3];
39.     end
40.     repeat (5) begin
41.         #7 in[4] = ~in[4];
42.     end
43.     repeat (7) begin
44.         #13 in[5] = ~in[5];
45.     end
46.     repeat (15) begin
47.         #3 in[6] = ~in[6];
48.     end
49.     repeat (10) begin
50.         #19 in[7] = ~in[7];
51.     end
52. end
53.
54. endmodule
55.
```

## Simulations

