

1. Write an assertion check to make sure that a signal is high for a minimum of 2 cycles and a maximum of 6 cycles.

```
1  property p_sig_up_2to6_cycles;
2      @(posedge clk)
3          disable iff(!rst);
4      $rose(valid) |-> signal_a[*2:6];
5  endproperty
6
7  p_sig_up_2to6_cycles_A:
8      assert property(p_sig_up_2to6_cycles)
9          $info("p_sig_up_2to6_cycles Passed");
10     else $error("Assertion p_sig_up_2to6_cycles Failed");
```

2. Are following assertions equivalent:

@(posedge clk) req |=> ##2 \$rose(ack);

@(posedge clk) req |-> ##3 \$rose(ack);

"Answer": Both are equal, will reflect on the same cycle.

3. For a synchronous FIFO of depth = 16, write an assertion for the following scenarios. Assume a clock signal(clk), write and read enable signals, full flag and a word counter signal.

a. If the word count is >15, FIFO full flag set.

b. If the word count is 15 and a new write operation happens without a simultaneous read, then the FIFO full flag is set.

```
"[a]" property p_fifo_full0;
    @(posedge clk)
        disable iff(!rst);
    (counter > 15) |-> fifo_full;
endproperty

p_fifo_full0_A:
    assert property(p_fifo_full0)
        else $error("ASSERTION p_fifo_full0 FAILED");
```

```

"[b]" property p_fifo_full1;
    @(posedge clk)
        disable iff(!rst);
    ((counter == 15) && write && !read) |-> fifo_full;
endproperty

p_fifo_full1_A:
    assert property(p_fifo_full1)
    else $error("ASSERTION p_fifo_full1_A FAILED");

```

4. Write an assertion checker to make sure that an output signal never goes X?

```

1  property p_to_check_unknown;
2      @(posedge clk)
3          disable iff(!rst);
4          $rose(en) |-> !($isunknown(out));
5  endproperty
6
7  p_to_check_unknown_A:
8      assert property(p_to_check_unknown)
9      else $error("ASSERTION p_to_check_unknown_A FAILED");

```

5. Write an assertion to make sure that a 5-bit grant signal only has one bit set at any time?

```

1  logic[4:0] grant;
2
3  property p_one_bit_set;
4      @(posedge clk)
5          disable iff(!rst);
6          $rose(req) |-> ($onehot(grant));
7  endproperty
8
9  p_one_bit_set_A:
10     assert property(p_one_bit_set)
11     else $error("ASSERTION p_one_bit_set_A FAILED");

```

6. Write an assertion which checks that once a valid request is asserted by the master, the arbiter provides a grant within 2 to 5 clock cycles.

```
1 property p_req_to_grant;
2     @(posedge clk)
3         disable iff(!rst);
4     $rose(req) |-> ##[2:5] grant;
5 endproperty
6
7 p_req_to_grant_A:
8     assert property(p_req_to_grant)
9         else $error("ASSERTION p_req_to_grant_A FAILED");
```

7. How can you disable an assertion during active reset time?

```
"For ACTIVE HIGH:"
    disable iff(reset);
```

```
"For ACTIVE LOW:"
    disable iff(!reset);
```

8. How can all assertion be turned off during simulation (with active assertions)?

```
"USING:" $assertkill;
```

9. As long as signal_a is up, signal_b should not be asserted. Write an assertion.

```
1 property p_siga_up_sigb_down;
2     @(posedge clk)
3         disable iff(!rst);
4     signal_a |-> !(signal_b);
5 endproperty
6
7 p_siga_up_sigb_down_A:
8     assert property(p_siga_up_sigb_down)
9         else $error("ASSERTION p_siga_up_sigb_down_A FAILED");
```

10. The signal_a is a pulse; it can only be asserted for one cycle, and must be deasserted in the next cycle.

```
1 property p_siga_up_for_onecycle;
2     @(posedge clk)
3         disable iff(!rst);
4     $rose(signal_a) ##1 $fell(signal_a);
5 endproperty
6
7 p_siga_up_for_onecycle_A:
8     assert property(p_siga_up_for_onecycle)
9         else $error("ASSERTION p_siga_up_for_onecycle_A FAILED");
```

11. Signal_a and signal_b can only be asserted together for one cycle; in the next cycle, at least one of them must be deasserted.

```
1 property p_siga_sighb_up_for_onecycle;
2     $rose(signal_a && signal_b) ##1 !(signal_a or signal_b);
3 endproperty
4
5 p_siga_sighb_up_for_onecycle_A:
6     assert property(p_siga_sighb_up_for_onecycle)
7         else $error("ASSERTION p_siga_sighb_up_for_onecycle_A FAILED");
```

12. When signal_a is asserted, signal_b must be asserted, and must remain up until one of the signals signal_c or signal_d is asserted.

```
1 property p_sighb_up_until_sigc_or_sigd;
2     @(posedge clk)
3         disable iff(!rst);
4     $rose(signal_a) |-> (signal_b until (signal_c or signal_d));
5 endproperty
6
7 p_sighb_up_until_sigc_or_sigd_A:
8     assert property(p_sighb_up_until_sigc_or_sigd)
9         else $error("ASSERTION p_sighb_up_until_sigc_or_sigd_A FAILED");
```

13. After signal_a is asserted, signal_b must be deasserted, and must stay down until the next signal_a.

```
1 property p_sigb_down_until_next_siga;
2     @(posedge clk)
3         disable iff(!rst);
4     $rose(signal_a) |-> (!(signal_b) until signal_a);
5 endproperty
6
7 p_sigb_down_until_next_siga_A:
8     assert property(p_sigb_down_until_next_siga)
9         else $error("ASSERTION p_sigb_down_until_next_siga_A FAILED");
```

14. If signal_a is received while signal_b is inactive, then on the next cycle signal_c must be inactive, and signal_b must be asserted.

```
1 sequence s_sigc_down_sigb_up;
2     (!(signal_c) and signal_b)
3 endsequence
4
5 property p_siga_u_sigb_d_next_sigc_d_sigb_u;
6     @(posedge clk)
7         disable iff(!rst);
8     (!(signal_b) && signal_a) |-> s_sigc_down_and_sigb_up;
9 endproperty
10
11 p_siga_u_sigb_d_next_sigc_d_sigb_u_A:
12     assert property(p_siga_u_sigb_d_next_sigc_d_sigb_u)
13         else $error("ASSERTION p_siga_u_sigb_d_next_sigc_d_sigb_u_A FAILED");
```

15. signal_a must not be asserted together with signal_b or with signal_c.

```
1 property p_siga_d_within_sigb_or_sigc;
2     @(posedge clk)
3         disable iff(!rst);
4     (!(signal_a) within (signal_b or signal_c));
5 endproperty
6
7 p_siga_d_within_sigb_or_sigc_A:
8     assert property(p_siga_d_within_sigb_or_sigc)
9         else $error("ASSERTION p_siga_d_within_sigb_or_sigc_A FAILED");
```

16. In a RESP operation, request must be true immediately, grant must be true 3 clock cycles later, followed by request being false, and then grant being false.

```
1  property p_req_grant;
2      @(posedge clk)
3          disable iff(!rst);
4      (state == RESP) |-> req ##3 grant ##1 !req ##1 !grant;
5  endproperty
6
7  p_req_grant_A:
8      assert property(p_req_grant)
9      else $error("ASSERTION p_req_grant_A FAILED");
```

17. Request must true at the current cycle; grant must become true sometime between 1 cycle after request and the end of time.

```
1  request ##[1:$] grant;
2  (or)
3  request ##[+] grant;
```

18. Req must eventually be followed by ack, which must be followed 1 cycle later by done.

```
1  property p_req_ack;
2      @(posedge clk)
3          $rose(req) |-> ##[1:$] ack;
4  endproperty
5
6  property p_ack_done;
7      @(posedge clk)
8          $rose(ack) |-> ##1 done;
9  endproperty
10
11 p_req_ack_A:
12     assert property(p_req_ack)
13     else $error("ASSERTION p_req_ack_A FAILED");
14 p_ack_done_A:
15     assert property(p_ack_done)
16     else $error("ASSERTION p_ack_done_A FAILED");
```

19. The active-low reset must be low for at least 6 clock cycles.

```
1  property p_rstN_6;
2      @(posedge clk)
3          !resetN[*6];
4  endproperty
5
6  p_rstN_6_A:
7      assert property(p_rstN_6)
8          else $error("ASSERTION p_rstN_6_A FAILED");
```

20. Enable must remain true throughout the entire ack to done sequence.

```
1  property p_en_throughout_acktodone;
2      @(posedge clk)
3          disable iff(!rst);
4      (en) throughout (ack && done);
5  endproperty
6
7  p_en_throughout_acktodone_A:
8      assert property(p_en_throughout_acktodone)
9          else $error("ASSERTION p_en_throughout_acktodone_A FAILED");
```

21. Write an assertion for glitch detection.

```
1  property p_glitch_detection;
2      @(posedge clk)
3          disable iff(!rst);
4      $fell(en) ==> $stable(data);
5  endproperty
6
7  p_glitch_detection_A:
8      assert property(p_glitch_detection)
9          else $error("ASSERTION p_glitch_detection_A FAILED");
```

22. If signal_a is active, then signal_b was active 3 cycles ago.

```
1 property p_siga_up_sigb_up_past_3;
2     @(posedge clk)
3         disable iff(!reset);
4     signal_a && $past(signal_b, 3);
5 endproperty
6
7 p_siga_up_sigb_up_past_3_A:
8     assert property(p_siga_up_sigb_up_past_3)
9     else $error("ASSERTION p_siga_up_sigb_up_past_3_A FAILED");
```

23. If the state machine reaches active1 state, it will eventually reach active2 state.

```
1 property p_active1_eventually_active2;
2     @(posedge clk)
3         disable iff(!rst);
4     (STATE == active1) |-> ##[*] (STATE == active2);
5 endproperty
6
7 p_active1_eventually_active2_A:
8     assert property(p_active1_eventually_active2)
9     else $error("ASSERTION p_active1_eventually_active2_A FAILED");
```

24. Write an assertion: A high for 5 cycles and B high after 4 continuous highs of A and finally both A and B are high?

_____ |====| _____ |=====| _____ A

_____ |====| _____ B

```
1 property p_sigA_up_5cycles_sigB_up_within_sigA;
2     @(posedge clk)
3         disable iff(!rst);
4     (##4 $rose(sigB)) within ($rose(sigA)[*5]);
5 endproperty
6
7 p_sigA_up_5cycles_sigB_up_within_sigA_A:
8     assert property(p_sigA_up_5cycles_sigB_up_within_sigA)
9     else $error("ASSERTION p_sigA_up_5cycles_sigB_up_within_sigA_A FAILED");
```


25. Write an assertion: On rose of a, wait for rose of b or c. If b comes first, then d should be 1. If c comes first d should be zero.

```
1  sequence seq1;
2      ($rose(b) || $rose (c)) [->1];
3  endsequence
4
5  sequence seq2;
6      ((c && !d) || (b && d));
7  endsequence
8
9  property p_a_up_seq1_seq2;
10     @(posedge clk)
11         disable iff(!rst);
12     $rose(a) |-> seq1 ##0 seq2;
13 endproperty
14
15 p_a_up_seq1_seq2_A:
16     assert property(p_a_up_seq1_seq2)
17     else $error("Assertion p_a_up_seq1_seq2_A FAILED");
```

THANK YOU 😊