1. Write an assertion check to make sure that a signal is high for a minimum of 2 cycles and a maximum of 6 cycles.

```
property p_sig_up_2to6_cycles;
 1
        @(posedge clk)
 2
            disable iff(!rst);
 3
        $rose(valid) |-> signal_a[*2:6];
4
 5
    endproperty
 6
7
    p sig up 2to6 cycles A:
     assert property(p sig up 2to6 cycles)
8
          $info("p_sig_up_2to6_cycles Passed");
9
     else $error("Assertion p sig up 2to6 cycles Failed");
10
```

2. Are following assertions equivalent:

```
@(posedge clk) req |=> ##2 $rose(ack);
@(posedge clk) req |-> ##3 $rose(ack);
```

"Answer": Both are equal, will reflect on the same cycle.

- 3. For a synchronous FIFO of depth = 16, write an assertion for the following scenarios. Assume a clock signal(clk), write and read enable signals, full flag and a word counter signal.
 - a. If the word count is >15, FIFO full flag set.
 - b. If the word count is 15 and a new write operation happens without a simultaneous read, then the FIFO full flag is set.

```
"[a]" property p_fifo_full0;
    @(posedge clk)
        disable iff(!rst);
    (counter > 15) |-> fifo_full;
    endproperty

p_fifo_full0_A:
    assert property(p_fifo_full0)
    else $error("ASSERTION p fifo full0 FAILED");
```

4. Write an assertion checker to make sure that an output signal never goes X?

```
1
   property p_to_check_unknown;
2
     @(posedge clk)
       disable iff(!rst);
3
            $rose(en) |-> !($isunknown(out));
4
5
   endproperty
6
7
   p to check unknown A:
        assert property(p to check unknown)
8
            else $error("ASSERTION p to check unknown A FAILED");
9
```

5. Write an assertion to make sure that a 5-bit grant signal only has one bit set at any time?

```
logic[4:0] grant;
1
2
3
    property p one bit set;
        @(posedge clk)
4
            disable iff(!rst);
5
6
        $rose(req) |-> ($onehot(grant));
    endproperty
7
8
    p one bit set A:
9
        assert property(p_one_bit_set)
10
11
             else $error("ASSERTION p one bit set A FAILED");
```

6. Write an assertion which checks that once a valid request is asserted by the master, the arbiter provides a grant within 2 to 5 clock cycles.

```
1
   property p_req_to_grant;
2
       @(posedge clk)
           disable iff(!rst);
3
4
       $rose(req) |-> ##[2:5] grant;
5
  endproperty
6
7
  p_req_to_grant_A:
       assert property(p_req_to_grant)
8
9
           else $error("ASSERTION p req to grant A FAILED");
```

7. How can you disable an assertion during active reset time?

```
"For ACTIVE HIGH:"
    disable iff(reset);
"For ACTIVE LOW:"
    disable iff(!reset);
```

8. How can all assertion be turned off during simulation (with active assertions)?

```
"USING:" $assertkill;
```

9. As long as signal_a is up, signal_b should not be asserted. Write an assertion.

```
property p_siga_up_sigb_down;
1
       @(posedge clk)
2
3
            disable iff(!rst);
       signal a |-> !(signal b);
4
5
   endproperty
6
7
   p_siga_up_sigb_down_A:
       assert property(p_siga_up_sigb_down)
8
            else $error("ASSERTION p siga up sigb down A FAILED");
9
```

10. The signal_a is a pulse; it can only be asserted for one cycle, and must be deasserted in the next cycle.

```
property p_siga_up_for_onecycle;
    @(posedge clk)

disable iff(!rst);

srose(signal_a) ##1 $fell(signal_a);
endproperty

p_siga_up_for_onecycle_A:
    assert property(p_siga_up_for_onecycle)
    else $error("ASSERTION p_siga_up_for_onecycle_A FAILED");
```

11. Signal_a and signal_b can only be asserted together for one cycle; in the next cycle, at least one of them must be deasserted.

```
property p_siga_sigb_up_for_onecycle;
strose(signal_a && signal_b) ##1 !(signal_a or signal_b);
endproperty

p_siga_sigb_up_for_onecycle_A:
    assert property(p_siga_sigb_up_for_onecycle)
    else $error("ASSERTION p_siga_sigb_up_for_onecycle_A FAILED");
```

12. When signal_a is asserted, signal_b must be asserted, and must remain up until one of the signals signal_c or signal_d is asserted.

```
1
   property p_sigb_up_until_sigc_or_sigd;
2
       @(posedge clk)
3
           disable iff(!rst);
4
       $rose(signal a) |-> (signal b until (signal c or signal d));
5
  endproperty
6
7 p_sigb_up_until_sigc_or_sigd_A:
8
       assert property(p_sigb_up_until_sigc_or_sigd)
9
           else $error("ASSERTION p sigb up until sigc or sigd A FAILED");
```

13. After signal_a is asserted, signal_b must be deasserted, and must stay down until the next signal_a.

```
property p sigb down until next siga;
2
       @(posedge clk)
3
           disable iff(!rst);
4
       $rose(signal_a) |-> (!(signal_b) until signal_a);
5
   endproperty
6
7
   p_sigb_down_until_next_siga_A:
8
       assert property(p_sigb_down_until_next_siga)
9
           else $error("ASSERTION p_sigb_down_until_next_siga_A FAILED");
```

14. If signal_a is received while signal_b is inactive, then on the next cycle signal_c must be inactive, and signal_b must be asserted.

```
1 sequence s_sigc_down_sigb_up;
 2
        (!(signal_c) and signal_b)
 3 endsequence
 4
 5 property p_siga_u_sigb_d_next_sigc_d_sigb_u;
 6
        @(posedge clk)
 7
            disable iff(!rst);
        (!(signal_b) && signal_a) |-> s_sigc_down_and_sigb_up;
 8
 9 endproperty
10
    p_siga_u_sigb_d_next_sigc_d_sigb_u_A:
11
        assert property(p_siga_u_sigb_d_next_sigc_d_sigb_u)
12
            else $error("ASSERTION p_siga_u_sigb_d_next_sigc_d_sigb_u_A FAILED");
13
```

15. signal a must not be asserted together with signal b or with signal c.

```
1
   property p_siga_d_within_sigb_or_sigc;
2
       @(posedge clk)
3
           disable iff(!rst);
4
       (!(signal_a) within (signal_b or signal_c));
5
   endproperty
6
7
   p_siga_d_within_sigb_or_sigc_A:
       assert property(p siga d within sigb or sigc)
8
9
           else $error("ASSERTION p_siga_d_within_sigb_or_sigc_A FAILED");
```

16. In a RESP operation, request must be true immediately, grant must be true 3 clock cycles later, followed by request being false, and then grant being false.

```
1
   property p_req_grant;
2
       @(posedge clk)
3
            disable iff(!rst);
       (state == RESP) | -> req ##3 grant ##1 !req ##1 !grant;
4
5
     endproperty
6
7
   p_req_grant_A:
8
       assert property(p req grant)
9
            else $error("ASSERTION p req grant A FAILED");
```

17. Request must true at the current cycle; grant must become true sometime between 1 cycle after request and the end of time.

```
request ##[1:$] grant;
(or)
request ##[+] grant;
```

18. Req must eventually be followed by ack, which must be followed 1 cycle later by done.

```
1
    property p_req_ack;
 2
        @(posedge clk)
             $rose(req) |-> ##[1:$] ack;
 3
 4
       endproperty
 5
    property p_ack_done;
 6
 7
        @(posedge clk)
 8
             $rose(ack) | -> ##1 done;
 9
    endproperty
10
11
    p req ack A:
12
        assert property(p_req_ack)
             else $error("ASSERTION p_req_ack_A FAILED");
13
    p_ack_done_A:
14
        assert property(p_ack_done)
15
16
             else $error("ASSERTION p_ack_done_A FAILED");
```

19. The active-low reset must be low for at least 6 clock cycles.

```
property p_rstN_6;
    @(posedge clk)
    !resetN[*6];
endproperty

p_rstN_6_A:
    assert property(p_rstN_6)
    else $error("ASSERTION p_rstN_6_A FAILED");
```

20. Enable must remain true throughout the entire ack to done sequence.

```
property p_en_throughout_acktodone;
2
       @(posedge clk)
           disable iff(!rst);
3
       (en) throughout (ack && done);
4
5
  endproperty
6
7
  p_en_throughout_acktodone_A:
       assert property(p en throughout acktodone)
8
9
           else $error("ASSERTION p_en_throughout_acktodone_A FAILED");
```

21. Write an assertion for glitch detection.

```
property p_glitch_detection;
1
2
       @(posedge clk)
3
           disable iff(!rst);
       $fell(en) |=> $stable(data);
4
5
  endproperty
6
7
   p glitch detection A:
       assert property(p_glitch_detection)
8
           else $error("ASSERTION p_glitch_detection_A FAILED");
```

22. If signal a is active, then signal b was active 3 cycles ago.

```
property p_siga_up_sigb_up_past_3;
1
2
       @(posedge clk)
           disable iff(!reset);
3
       signal_a && $past(signal_b, 3);
4
5
   endproperty
6
7
   p_siga_up_sigb_up_past_3_A:
8
       assert property(p_siga_up_sigb_up_past_3)
9
       else $error("ASSERTION p_siga_up_sigb_up_past_3_A FAILED");
```

23. If the state machine reaches active1 state, it will eventually reach active2 state.

```
property p active1 eventually active2;
       @(posedge clk)
2
3
           disable iff(!rst);
       (STATE == active1) |-> ##[*] (STATE == active2);
4
5
   endproperty
6
7
   p_active1_eventually_active2_A:
       assert property(p active1 eventually active2)
8
9
       else $error("ASSERTION p active1 eventually active2 A FAILED");
```

24. Write an assertion: A high for 5 cycles and B high after 4 continuous highs of A and finally both A and B are high?

____|===|___|======|____ A |====| B

```
1
   property p_sigA_up_5cycles_sigB_up_within_sigA;
2
       @(posedge clk)
3
           disable iff(!rst);
4
       (##4 $rose(sigB)) within ($rose(sigA)[*5]);
5
   endproperty
6
7
   p sigA up 5cycles sigB up within sigA A:
8
       assert property(p_sigA up_5cycles_sigB up_within_sigA)
9
       else $error("ASSERTION p_sigA_up_5cycles_sigB_up_within_sigA_A FAILED");
```

25. Write an assertion: On rose of a, wait for rose of b or c. If b comes first, then d should be 1. If c comes first d should be zero.

```
1
    sequence seq1;
        ($rose(b) || $rose(c)) [->1];
2
3
    endsequence
4
5
    sequence seq2;
        ((c && !d) || (b && d));
6
    endsequence
7
8
9
    property p a up seq1 seq2;
        @(posedge clk)
10
            disable iff(!rst);
11
        $rose(a) |-> seq1 ##0 seq2;
12
13
    endproperty
14
15
    p_a_up_seq1_seq2_A:
        assert property(p_a_up_seq1_seq2)
16
        else $error("Assertion p_a_up_seq1_seq2_A FAILED");
17
```

