# **Quartus® II Software Design Series: Timing Analysis**

**Timing Constraints** 



## Importance of Constraining

- Timing analysis tells how a circuit WILL behave
- Providing timing constraints tells tools how you WANT the design to behave
  - Constraints paint picture of how design should operate
    - Based on design specs & specs from other devices on PCB
  - Provide goals for fitter to target during compilation
  - Provide values to which to compare timing results
- TimeQuest timing analyzer performs limited analysis without timing constraints




# **SDC Netlist Terminology**

Term	Definition
Cell	Device building blocks (e.g. look-up tables, registers, embedded multipliers, memory blocks, I/O elements, PLLs, etc.)
Pin	Input or outputs of cells
Net	Connections between pins
Port	Top-level inputs and outputs (e.g. device pins)



# **SDC Netlist Example**



 Paths defined in constraints by targeted endpoints (pins or ports)



#### **Collections**

- Searches and returns from the design netlist with a list of names meeting criteria
- Used in SDC commands
  - Some collections searched automatically during a command's usage and may not need to be specified

#### Examples


- get\_ports
- get pins
- get clocks
- all clocks
- all\_registers
- all inputs
- all\_outputs

See "TimeQuest Timing Analyzer" chapter of the Quartus II Software Handbook (Volume 3) for a complete list & description of each



#### **Name Finder**

Clicking Browse button in any GUI dialog box opens Name Finder allowing you to search through collections (similar to Quartus II Node Finder)





# Name Finder Search Options (FYI)

- All options off
  - Hierarchy levels in Filter match results except for \*
  - \* finds all names in all levels of hierarchy in selected collection
  - Ex: \* | data\* finds names starting with data at second level only
- Case-insensitive (all collections)
  - Names match Filter ignoring capitalization
- Hierarchical (get\_pins; get\_cells collections only)
  - Filter must be just cell name or in form of <cell> | <pin>
  - Ex: foo | \* finds all pins on cell named foo
  - Ex: \* | data\* finds all pins starting with data at any level of hierarchy
- Compatibility mode (get\_pins; get\_cells collections only)
  - Always searches entire hierarchy
  - Ex: \* | data\* finds all pins starting with data at any level of hierarchy
  - Ex: \* | \* | data\* performs the same search; extra \* | not required



# **SDC Timing Constraints**

- Clocks
- I/O
- Asynchronous paths
- False paths
- Multicycle paths



#### What are clocks in SDC?

- Defined, repeating signal characteristics applied to a point anywhere in the design
  - Internal: applied to a specific node being used as a clock in design (port or pin)
  - "Virtual": No real source in, or direct interaction with design
    - Example: Clocks on external devices that feed or are fed by the FPGA design, required for I/O analysis
- Name clocks after node to which they are applied or something more meaningful



## **Clocks in SDC (cont.)**

#### Two types

- Clock
  - Absolute or base clock
- Generated clock
  - Timing derived from another clock in design
    - Must have defined relation with source clock
  - Apply to output of logic function that modifies clock input
    - PLLs, clock dividers, output clocks, ripple clocks, etc.

#### All clocks are related by default

Cross-domain transfers analyzed



#### **Clock Constraints**

- Create clock
- Create generated clock
- PLL clocks
- Automatic clock detection & creation
- Default constraints
- Clock latency
- Clock uncertainty
- Common clock path pessimism removal



# **Creating a Clock**

- Command: create clock
- Options

```
[-name <clock_name>]
-period <time>
[-waveform {<rise_time> <fall_time>}]
[<targets>]
[-add]
```

Note: In general, the more options added to a constraint command, the more specific the constraint is. When options are not specified, the constraint is more generalized and pertains to more of the target.




## create\_clock Notes

- name: Assigns name to the clock to be used in other commands & reports when referring to clock
  - Optional; defaults to target name if not specified
- -waveform: Indicates clock offset or non-50% duty cycle clocks
  - 50% duty cycle (rise at 0 ns, fall halfway through period) is assumed unless otherwise indicated
- <targets>: Target ports or pins for clock setting
  - Virtual clock created if no target specified
- -add: Adds clock to node with existing clock
  - Without -add, warning given former clock constraint is over written



#### create\_clock Examples

create\_clock -period 20.0 -name clk\_50 [get\_ports clk\_in]




create\_clock -period 10.0 -waveform {2.0 8.0} [get\_ports sysclk]





# **Create Clock using GUI**

TimeQuest main: Constraints ⇒ Create Clock
SDC Editor: Edit ⇒ Insert Constraint ⇒ Create Clock



Edit any field (change values; use wildcards in targets or command)

Name Finder



# **Creating a Generated Clock**

- Command: create generated clock
- Options

```
[-name <clock_name>]
-source <master_pin>
[-master_clock <clock_name>]
[-divide_by <factor>]
[-multiply_by <factor>]
[-duty_cycle <percent>]
[-invert]
[-phase <degrees>]
[-edges <edge_list>]
[-edge_shift <shift_list>]
[<targets>]
[-add]
```




#### create\_generated\_clock Notes

- -source: Specifies the physical node in design from which generated clock is derived
  - Ex. Placing source before vs. after an inverter would yield different results
- -master\_clock: Used if multiple clocks exist at source due to -add option
- -edges: Relates rising/falling edges of generated clock to rising/falling edges of source based on numbered edges
- -edge\_shift: Relates edges based on amount of time shifted (requires -edges)




## **Create Generated Clock Using GUI**





#### **Generated Clock Example 1**




```
create_clock -period 10 [get_ports clk_in]

create_generated_clock -name clk_div \
    -source [get_pins inst|clk] \
    -divide_by 2 \
    [get_pins inst|regout]
```




#### **Generated Clock Example 2**






## **Generated Clock Example 3**





#### **Inverted Clock Example**






## PLL Clocks (Altera SDC Extension)

- Command: derive pll clocks
  - [-create\_base\_clocks]: generates create\_clock constraint(s) for PLL
    input clocks
- Create generated clocks on all PLL outputs
  - Based on input clock & PLL settings
- Requires defining PLL input as clock unless -create base clocks is used
- Automatically updates generated clocks on PLL outputs as changes made to PLL design
- write\_sdc -expand expands constraint into standard create\_clock and create\_generated\_clock commands
- Not in GUI; must be entered in SDC manually



## derive\_pll\_clocks Example



#### **Using generated clock commands**

```
create_clock -period 10.0 [get_ports in_clk]
create_generated_clock -name c100 \
    -source [get_pins {inst|altpll_component|pll|inclk[0]}] \
    -divide_by 1 \
    [get_pins {inst|altpll_component|pll|clk[0]}]
create_generated_clock -name c200 \
    -source [get_pins {inst|altpll_component|pll|inclk[0]}] \
    -multiply_by 2 \
    [get_pins {inst|altpll_component|pll|clk[1]}]
create_generated_clock -name c200_shift \
    -source [get_pins {inst|altpll_component|pll|inclk[0]}] \
    -multiply_by 2 \
    -phase 90 \
    [get_pins {inst|altpll_component|pll|clk[2]}]
```

#### **Using derive PLL command**

```
create_clock -period 10.0 \
    [get_ports in_clk]
derive_pll_clocks

# or simply:

derive_pll_clocks \
    -create_base_clocks

# Note the clock names for
# the generated clocks
# will be the names of
# the PLL output pins
```



#### **Automatic Clock Detection & Creation**

- Command: derive clocks
  - [-period]: same use as with create clock
  - [-waveform]: same use as with create\_clock
  - No target required
- Automatically create clocks on clock pins in design that don't already have clocks defined
- Does not work with PLL outputs (use derive pll clocks)
- SDC extension expanded with write\_sdc -expand
- Not in GUI
- Not recommended for final timing sign-off



#### **Default Clock Constraints**

- Remember, all clocks must be constrained to analyze design with timing analysis
- If no clock constraints exist, default constraints created through two commands

```
derive_clocks -period 1.0
derive pll clocks
```

- Default constraints not applied if at least one clock constraint exists
- Not in GUI
- Not recommended for final timing sign-off



#### **Non-Ideal Clock Constraints**

- So far, all clocks have been ideal
  - Nice square waves
  - No accounting for delays outside of FPGA
- Add extra constraints to define realistic, non-ideal clocks
- Three special constraints
  - set\_clock\_latency
  - derive\_clock\_uncertainty
  - set\_clock\_uncertainty



## **Clock Latency**

- Two types of latency
  - Source: From clock source to input port (board latency)
  - Network: From input port to destination register clock pin
- Network latency handled and understood by timing analysis automatically
- Need to model source latency
  - TimeQuest TA knows nothing about delays external to device
- Provide a more realistic picture of external clock behavior
- Example
  - External feedback clock: specify delay from clock output I/O to clock input I/O
- Clocks created with create\_clock have default source latency of 0



# **Clock Latency (cont.)**

- Command: set\_clock\_latency
- Specify source latency on external path(s) to device

#### Options

```
-source
[-clock <clock_list>]
[-early | -late]
[-fall | -rise]
<delay>
<targets>
```



## set\_clock\_latency Notes

- -source: required argument for constraint (no options)
- -early | -late: latency on shortest/longest
  external path
  - Used by timing analyzer as part of definition of data/clock arrival paths for setup/hold analyses
  - Setup analysis
    - Data arrival path (launch clock) uses late latency
    - Data required path (latch clock) uses early latency
  - Hold analysis
    - Data arrival path (launch clock) uses early latency
    - Data required path (latch clock) uses late latency
  - As pessimistic as possible!




## set\_clock\_latency Notes (cont.)

- -fall | -rise: latency applied on only falling or rising edge of clock
- <target>: a clock input port or a previously constrained clock
  - All clock paths driven by clock affected
- -clock <clock list>: only needed if multiple clocks at clock input port




# **Clock Latency (GUI)**





## **Clock Latency Use Example**

- Model difference in arrival time of clock to FPGA
- One clock can arrive at time "0" with latency on the other
- Or add latency to both clocks




$$T_{clk\_a(ext)} \neq T_{clk\_b(ext)}$$



# **Clock Uncertainty**

- Setup uncertainty decreases setup required time
- Hold uncertainty increases hold required time



Ex. To add a 0.5-ns guardband around clock, use 250 ps of setup uncertainty and 250 ps of hold uncertainty.

- Used to model jitter, guard band, or skew
  - Allows generation of clocks that are non-ideal



## **Manually Added Clock Uncertainty**

- Command: set\_clock\_uncertainty
- Manually add uncertainties between or within clock domains
- Options

```
[-setup | -hold]
[-fall_from <fall_from_clock>]
[-fall_to <fall_to_clock>]
[-from <from_clock>]
[-rise_from <rise_from_clock>]
[-rise_to <rise_to_clock>]
[-to <to_clock>]
```




## set\_clock\_uncertainty Notes

- -from, -to: uncertainty added to transfers within single clock domain or between different domains
- -fall\_from, -fall\_to, -rise\_from, -rise\_to: apply uncertainty only on rising/falling edges of source/destination clock domain
  - Not available in the GUI; add options manually
- Uncertainties created with set\_clock\_uncertainty have higher precedence than derived uncertainties



### **Clock Uncertainty (GUI)**





### **Automatically Derived Uncertainties**

- Command: derive\_clock\_uncertainty
- Automatically derive clock uncertainties in supported devices
  - Cyclone III, Stratix II, HardCopy<sup>®</sup> II, and all newer devices
- Options
  - [-overwrite]: overwrites any existing uncertainty constraints
  - [-add]: adds derived uncertainties to existing constraints
- SDC extension expanded with write\_sdc -expand
- View derived uncertainties with report\_sdc
- Not in GUI
- Use is recommended with all supported devices
- Results only seen after place and route



### **Types of Derived Uncertainties**

#### Intra-clock transfers

Transfers within a single clock domain within FPGA

#### Inter-clock transfers

Transfers between different clock domains within FPGA


### I/O interface clock transfers

- Transfers between an I/O port and internal design registers
- Requires creation of virtual clock
  - Reference clock for set\_input\_delay and set\_output\_delay constraints (described later)
  - Timing analyzer derives intra- and inter-clock transfers for I/O if virtual clock not defined



### Common Clock Path Pessimism (CCPP) Removal

- Remove clock delay pessimism to account for min/max delays on common clock paths (Cyclone III, Stratix III, and newer devices)
  - Ex: Max delay for data arrival time; min delay for data required time
- Also used to improve minimum required clock pulse widths
- Enable for Fitter and for timing analysis
  - TimeQuest Timing Analyzer settings in Quartus II software
  - enable\_ccpp\_removal in TimeQuest script or console
  - May result in longer compilation time





Enable common clock path pessimism removal

### **Checking Clock Constraints**


 Nodes used as clocks but not defined with SDC clock constraint considered unconstrained


#### Solution

- Use Unconstrained Paths Report to find unconstrained clocks
  - Quartus II Compilation Report timing summary
  - Run report ucp command
  - Choose Report Unconstrained Paths (Tasks Pane or Reports menu)
- Use Clock Report (report\_clocks) to verify clocks are constrained correctly



### **Unconstrained Path Report**








# Clocks Summary (report\_clocks)

 List details about the properties of constrained clocks





Clock names (-name argument or default name)




## **Verifying Clock Timing**

- Generate Setup & Hold Summary reports to check worst slack for each clock
  - Use create timing\_summary Tcl command
  - TimeQuest folder of Compilation Report
  - Run Report Setup Summary & Report Hold Summary reports from Tasks pane or Reports menu
  - Report All Summaries macro
- For detailed slack/path analysis
  - Run Report Timing from Tasks pane, Constraints menu, or right-click menu of path to analyze
  - Use report\_timing command




### Recall: Setup Report (Summary)



Launch-to-latch relationship based directly on clock constraints (see the Rise and Fall columns of the Clock Report)



### **Example Setup Report (Full Detail)**



### **Example Setup Report with Latency**

set\_clock\_latency -source -early .5 [get\_clocks clk\_in]
set\_clock\_latency -source -late 1 [get\_clocks clk\_in]

Pa	th Summary	Statistics	Data Path	Wav	eform	Extra Fitter Information	
Dat	a Arrival Patl	h					
	Total	Incr	RF	Туре	Fanou	t Location	Element
1	0.000	0.000					launch edge time
2	4 1.119	1.119					dock path
3	1.000	1.000					source latency
4	1.000	0.000	_		1	PIN_E2	dk_in
5	1.000	0.000	RR	IC	1	IOIBUF_X0_Y11_N1	dk_in~input i
6	1.690	0.690	RR	CELL	1	IOIBUF_X0_Y11_N1	dk_in~input o
7	3.549	1.859	RR	IC	1	PLL_1	pll altpll_component auto_generated pll1 indk[0]
8	-1.91	6 -5.465	RR	COMP	2	PLL_1	pll altpll_component auto_generated pll1 observablevcoout
9	-1.91	6 0.000	RR	CELL	1	PLL_1	pll altpll_component auto_generated pll1 clk[0]
10	-0.04	9 1.867	RR	IC	1	CLKCTRL_G3	pll altpll_component auto_generated clk[0]~clkctrl inclk[0]
11	-0.04	9 0.000	RR	CELL	114	CLKCTRL_G3	pll altpll_component auto_generated clk[0] ~clkctrl outclk
12	0.739	0.788	RR	IC	1	FF_X16_Y24_N17	y_regone[3]  dk
13	1.119	0.380	RR	CELL	1	FF_X16_Y24_N17	y_regone[3]
14	▷ 3.398	2.279					data path
	Total	Incr	RF	Туре	Fanou	t Location	Element
1	7.000	7.000					latch edge time
2	4 7.377	0.377					clock path
3	7.500	0.500					source latency
4	7.500	0.000			1	PIN_E2	dk_in
5	7.500	0.000	RR	IC	1	IOIBUF_X0_Y11_N1	dk_in~input i
6	8.190	0.690	RR	CELL	1	IOIBUF_X0_Y11_N1	dk_in~input o
7	9.975	1.785	RR	IC	1	PLL_1	pll altpll_component auto_generated pll1 inclk[0]
8	4.384	-5.591	RR	COMP	2	PLL_1	pll altpll_component auto_generated pll1 observablevcoout
9	4.384	0.000	RR	CELL	1	PLL_1	pll altpll_component auto_generated pll1 clk[0]
10	6.176	1.792	RR	IC	1	CLKCTRL_G3	pll altpll_component auto_generated clk[0]~clkctrl inclk[0]
11	6.176	0.000	RR	CELL	114	CLKCTRL_G3	pll altpll_component auto_generated clk[0] ~clkctrl outclk
12	6.896	0.720	RR	IC	1	FF_X21_Y4_N9	y_regtwo[3] dk
13	7.377	7 0.481	RR	CELL	1	FF_X21_Y4_N9	y_regtwo[3]
14	7.357	-0.020					clock uncertainty
15	7.372	0.015		uTsu	1	FF X21 Y4 N9	v reatwo[3]



### Please go to Exercise 2



## **SDC Timing Constraints**

- Clocks
- I/O
- Asynchronous paths
- False paths
- Multicycle paths




### **I/O Constraints**

- Combinational I/O interface
- Synchronous I/O interface



### **Combinational Interface**

- All paths from IN to OUT need to be constrained
- Use set\_max\_delay & set\_min\_delay commands
  - Specify an absolute maximum & minimum delay between points



### Options

[-from <names>]
[-to <names>]
[-through]
<delay>




### set max delay & set min delay Notes

- -from & -to: Use to indicate source & destination nodes for constraints
- -through: Use to indicate the constraint should only be applied to path(s) going through a particular node name




# set\_max\_delay & set\_min\_delay (GUI)





### **Combinational Interface Example**



```
set_max_delay -from [get_ports in1] -to [get_ports out*] 5.0
set_max_delay -from [get_ports in2] -to [get_ports out*] 7.5
set_max_delay -from [get_ports in3] -to [get_ports out*] 9.0

set_min_delay -from [get_ports in1] -to [get_ports out*] 1.0
set_min_delay -from [get_ports in2] -to [get_ports out*] 2.0
set_min_delay -from [get_ports in3] -to [get_ports out*] 3.0
```



### **Constraining Synchronous I/O**

- Two methods to constrain I/O, depending on what I/O information is known
  - Can use both in the same design/SDC file

### 1. Using external timing parameters

 Surrounding chips, board delays, chip-to-chip skews are provided and Quartus II software derives required FPGA T<sub>su</sub>, T<sub>h</sub>, T<sub>co</sub>

### 2. Using FPGA timing requirements

- Target T<sub>su</sub>, T<sub>h</sub>, T<sub>co</sub> specs are pre-determined by user/board
- Useful when FPGA may end up in a variety of environments or interacts with defined bus interface (e.g. PCI)




## I/O Timing – Virtual Clocks

- Recommended to use virtual clocks for specifying input / output delays
- Separate clock to represent external clock timing allows derive\_clock\_uncertainty to calculate I/O transfer uncertainties correctly
- Easier to identify input / output paths in timing reports by virtual clocks at launch or latch edge
- In some cases (e.g. DDR), difficult to accurately constrain I/O without using virtual clocks



## **Synchronous Inputs**

 Need to specify timing relationship from ASSP to FPGA/CPLD to guarantee setup/hold in FPGA/CPLD



<sup>\*</sup> Represents delay due to capacitive loading




### **Constraining Synchronous Inputs**

- Use set\_input\_delay (-max option) command to constrain input setup time (maximum time to arrive and still meet T<sub>su</sub>)
  - Calculated maximum input delay value representing all delays external to device
- Use set\_input\_delay (-min option) command to constrain input hold time (minimum time to stay active and still meet T<sub>h</sub>)
  - Calculated minimum input delay value representing all delays external to device



## **Synchronous Inputs**



## **Constraining Synchronous Inputs**

Using external parameters to calculate maximum external delay:

```
input delay max = Data trace (max) – Board clock skew (min) + T_{co(max)}
= (T_{data\_PCB(max)} + T_{CL}) - (T_{clk2ext(min)} - T_{clk1(max)}) + T_{co(max)}
```


Using external parameters to calculate minimum external delay:

```
input delay min = Data trace (min) - Board clock skew (max) + T_{co(min)}
= (T_{data\_PCB(min)} + T_{CL}) - (T_{clk2ext(max)} - T_{clk1(min)}) + T_{co(min)}
```




# **Constraining Synchronous Inputs (cont)**

Using FPGA setup requirements (T<sub>su</sub> at FPGA boundary)



Using FPGA hold requirements (T<sub>h</sub> at FPGA boundary)



input delay min =  $T_h$ 



### set\_input\_delay Command

Constrains input pins by specifying external device timing parameters

### Options

```
-clock <clock_name>
[-clock_fall]
[-rise | -fall]
[-max | -min]
[-add_delay]
[-source_latency_included]
<delay value>
<targets>
```



### set\_input\_delay Notes

- -clock: Specifies the clock driving the source (external) register
  - Use the virtual clock
  - Used to determine launch edge vs. latch edge relationship
- -clock\_fall: Use to specify input signal was launched by a falling edge clock transition
- -rise | -fall: Use to indicate whether input delay value is for a rising or falling edge transaction
- To fully constrain, must specify both -max & -min
  - Each will default to the value of the other setting if only one assigned (same with rise/fall)
  - Warning message if one or the other not specified




### set\_input\_delay Notes

- -add\_delay: Use to specify multiple constraints on single input
  - Only one <u>set</u> of max/min & rise/fall constraints allowed on an input pin
- -source\_latency\_included: input delay value specified includes clock source latency normally added automatically
  - Tells TimeQuest to ignore any clock latency constraints applied to source clock



## **Synchronous Outputs**

Need to specify timing relationship from FPGA/CPLD to ASSP to guarantee clock-tooutput times in FPGA/CPLD



<sup>\*</sup> Represents delay due to capacitive loading




### **Constraining Synchronous Outputs**

- Use set\_output\_delay (-max option) command to constrain maximum clock-to-output (maximum time to arrive and still meet ASSP's T<sub>su</sub>)
  - Calculated maximum output delay value represents all delays external to device
- Use set\_output\_delay (-min option) command to constrain minimum clock-to-output (minimum time to stay active and still meet ASSP's T<sub>h</sub>)
  - Calculated minimum output delay value represents all delays external to device



### **Synchronous Outputs**





## **Constraining Synchronous Outputs**

Using external parameters to calculate maximum external delay:

output delay max = Data trace (max) – Board clock skew (min) + 
$$T_{SU}$$
  
=  $(T_{data\_PCB(max)} + T_{CL}) - (T_{clk2(min)} - T_{clk1ext(max)}) + T_{su}$ 


Using external parameters to calculate minimum external delay:

```
output delay min = Data trace (min) - Board clock skew (max) - T_h
= (T_{data\ PCB(min)} + T_{CL}) - (T_{clk2(max)} - T_{clk1ext(min)}) - T_h
```




# **Constraining Synchronous Outputs (cont)**

Using FPGA maximum T<sub>CO</sub> requirements (T<sub>CO(max)</sub> at FPGA boundary)



Using FPGA minimum T<sub>CO</sub> requirements (T<sub>CO(min)</sub> at FPGA boundary)



output delay min =  $-T_{CO(min)}$ 



### set\_output\_delay Command

- Constrains output pins by specifying external device timing parameters
- Options

```
-clock <clock_name>
[-clock_fall]
[-rise | -fall]
[-max | -min]
[-add_delay]
<delay value>
<targets>
```




### set\_output\_delay Notes

-clock\_fall: output signal was latched by a falling edge clock transition

All others same as set\_input\_delay command




### Input/Output Delays (GUI)





## Synchronous I/O Example



<u>Note</u>: expr in these constraints is used to simply calculate the value of the equation broken down into the 3 parts defined by the input/output delay equations




# **Advanced I/O Timing**

- Enhances analysis by accurately modeling board-level parameters (65 nm and newer devices only)
  - Use in lieu of or in addition to HSPICE & IBIS modeling

View signal integrity metrics in Compilation Report (TimeQuest folder)

⇒ Device & Pin Options 🐫 Device and Pin Options - top Category: **Board Trace Model** Configuration Specify values for Board Trace Model per I/O standard. Programming Files Unused Pins **Dual-Purpose Pins** I/O standard: 1.2 V Capacitive Loading Board trace model Board Trace Model I/O Timing Voltage Near pull-up resistance (in ohms) Pin Placement Near pull-down resistance (in ohms) Error Detection CRC Near capacitance (in farads) CvP Settings Near series resistance (in ohms) Near transmission line distributed inductance (in henrys/inch) Near transmission line distributed capacitance (in farads/inch) 0 Near transmission line length (in inches) Far transmission line distributed inductance (in henrys/inch) Far transmission line distributed capacitance (in farads/inch) Far transmission line length (in inches) Specifies board trace, termination, and capacitive load parameters for each I/O standard. Note: These settings affect Advanced I/O Timing only and are used instead of Capacitive Loading to determine I/O timing and power. If Advanced I/O Timing is disabled, use the Capacitive Loading tab to specify capacitive loads on the FPGA pins. Board trace model parameters are ignored if applied to anything other than an output or bidirectional pin. Set for all pins using Reset I/O standard Cancel Help



**Assignments menu** ⇒ **Device** 

## **Checking I/O Constraints**


Helpful TimeQuest reports to run to verify constraints

- Report SDC
- Report Unconstrained Paths
- Report Ignored Constraints




# Report SDC (report\_sdc)

List SDC constraints applied to netlist





## Report Unconstrained Paths (report\_ucp)



- Same report as before used for unconstrained clocks (Clock Status Summary report)
- Setup and Hold Analysis folders list unconstrained I/O ports and paths




# **Verifying I/O Timing**

- Use setup & hold summary reports (same as for clock analysis as seen earlier)
- Use Report Timing task for detailed analysis
- I/O timing reported based on clock domain of destination node
- Input analysis
  - Input ports are start of data arrival path (From Node column)
  - Input delay values appear in data arrival path
- Output analysis
  - Output ports are end of data arrival path (To Node column)
  - Output delay values appear in data required path




## **Example Input Setup Report**





## **Example Output Setup Report**

set\_output\_delay -max -clock clk\_out\_vir 2.05 [get\_ports multout\_ab\*]



# **Synchronous I/O Timing Summary**

	Using external parameters	Using FPGA requirements <sup>(1)</sup>
Input delay (max)	Board delay (max) - Board clock Skew (min) + $T_{CO(max)}$ Board delay (max) = $T_{data\_PCB(max)}$ + $T_{CL}$ Board clock skew (min) = $T_{clk2ext(min)}$ - $T_{clk1(max)}$	T-T <sub>SU</sub>
Input delay (min)	Board Delay (min) - Board clock skew (max) + $T_{CO(min)}$ Board delay (min) = $T_{data\_PCB(min)}$ + $T_{CL}$ Board clock skew (max) = $T_{clk2ext(max)}$ - $T_{clk1(min)}$	T <sub>h</sub>
Output delay (max)	Board Delay (max) - Board clock skew (min) + $T_{SU}$ Board delay (max) = $T_{data\_PCB(max)}$ + $T_{CL}$ Board clock skew (min) = $T_{clk2(min)}$ - $T_{clk1ext(max)}$	T - T <sub>CO(max)</sub>
Output delay (min)	Board Delay (min) - Board clock skew (max) - $T_h$ Board delay (min) = $T_{data\_PCB(min)}$ + $T_{CL}$ Board clock skew (max) = $T_{clk2(max)}$ - $T_{clk1ext(min)}$	-T <sub>CO(min)</sub>

(1): The  $T_{SU}$ ,  $T_h$ ,  $T_{CO(max)}$ , and  $T_{CO(min)}$  are chip-level timing requirements.  $T = (T_{latch} - T_{launch})$ 



## Please go to Exercise 3



# **SDC Timing Constraints**

- Clocks
- I/O
- Asynchronous paths
- False paths
- Multicycle paths



## **Asynchronous Paths**

- Definition: signals that drive asynchronous inputs on internal registers (e.g. clear, preset)
- Used for design initialization & as outputs of control structures
- Must be constrained





# **TimeQuest TA & Asynchronous Ports**

- Asynchronous inputs assumed registered either internally or externally
- Timing analyzer performs recovery (setup) & removal (hold) analysis on asynchronous inputs
  - Required times & arrival times are calculated just like for synchronous data




# Recovery & Removal (Review)





Removal: The minimum time an asynchronous signal must be de-asserted AFTER clock edge






## **Types of Asynchronous Paths**

- Externally registered
- Internally registered




# **Externally Registered**

- Control signal generated by a registered output of another device
- Typical sources are:
  - Push button reset thru debounce circuit
  - Supervisory chip
  - Micro-processor GPIO






# **Externally Registered (cont.)**



Apply set\_input\_delay -max & set\_input\_delay -min to input port to constrain



## **Externally Registered Example**




Place constraints on input control port



# **Internally Registered**

- Control signal generated as output of internal register
- Paths are covered by clock constraints





## **Checking Asynchronous Control Constraints**

Use same reports as for clocks & I/O

## Externally registered

If unconstrained, paths show up as unconstrained input ports & paths

## Internally registered

If unconstrained, clock driving register appears as unconstrained



# **Reporting Asynchronous Control Paths**

Use same methods as clocks & I/O


## Summary reports

- Use -recovery | -removal options with create\_timing\_summary
- Run Report Recovery/Removal Summary (Tasks pane or Reports menu)
- Detailed slack/path reports
  - Use -recovery | -removal options with report timing
  - Choose Recovery or Removal as Analysis Type when running Report Timing (Tasks pane or Reports menu)



## **Example Recovery Report (Ext. Registered)**


report\_timing -from\_clock clk\_in\_vir -recovery -npaths 1 \
 -detail path\_only -panel\_name {Recovery (clk\_in\_vir) Detailed}





## **Example Recovery Report (Int. Registered)**


```
report_timing -from_clock clk_x1 -recovery -npaths 1 \
     -detail path_only -panel_name {Recovery (clk_x1) Internal}
```





## What about truly asynchronous control inputs?

- BAD IDEA to use it directly!!!!
- Solution: Synchronize inputs with internal clock
  - Input may then become false path (discussed in next section)
- But if you must...
  - Use set\_max\_delay &
     set\_min\_delay to
     constrain paths




OR

Use false path and remove from timing analysis



#### **Need More Proof?**

For example, these state machine registers should all be de-asserted together, but...



Due to routing delay (skew) of the clear signal, only reg1 comes out of reset correctly, the rest may de-assert on the next clock cycle. This could mean starting in the wrong state (or even an illegal state).



# **SDC Timing Exceptions**

## False paths

- Perform no analysis on path
- Sometimes referred to as "cut paths"

## Multicycle paths

 Adjust clock relationship of path based on specified number of launch-to-latch edges

## Max/min delay paths

 Apply arbitrary timing relationship to path using set\_max[min]\_delay

- No further discussion in class
  - See appendix and Advanced Timing Analysis with TimeQuest course



# **SDC Timing Constraints**

- Clocks
- I/O
- Asynchronous paths
- False paths
- Multicycle paths



## **Timing Exceptions: False Paths**

## Logic-based

- Paths not relevant during normal circuit operation
- e.g. Test logic, static or quasi-static registers

## Timing-based

- Paths intentionally not analyzed by designer
- e.g. Bridging asynchronous clock domains using synchronizer circuits

Must be marked by constraint to tell TimeQuest to ignore them



#### **Two Methods to Create False Paths**

- set\_false\_path command
  - Use when particular nodes are involved
  - Examples
    - All paths from an input pin to a set of registers
    - All paths from a register to another clock domain
- set\_clock\_groups command
  - Use when just clock domains are involved



# set\_false\_path Command

- Indicates paths that should be ignored during fitting and timing analysis
- Options

```
[-fall_from <clocks>]
[-rise_from <clocks>]
[-from <names>]
[-through <names>]
[-to <names>]
[-fall_to <clocks>]
[-rise_to <clocks>]
[-setup]
[-hold]
```




# set\_false\_path Notes

- -from & -to: Use to specify source & target nodes
  - Target nodes can be clocks, registers, ports, pins or cells
  - For registers, -from should be source register clock pin, not q output
  - Specify a clock name to constrain all paths going into or out of its domain
    - Constrains both rising and falling edge clock transitions
    - More efficient than specifying individual nodes
- -rise\_from & -fall\_from: indicates that no analysis should be performed on the targeted path at the rising or falling edge transition of the path's launch clock; not in GUI
- -rise\_to & -fall\_to: indicates that no analysis should be performed on the targeted path at the rising or falling edge transition of the path's latch clock; not in GUI
- -setup & -hold: indicates that no setup/recovery or hold/removal analysis should be performed on the targeted path; not in GUI




# **Set False Path (GUI)**






## False Path Example 1



Simple synchronizer circuit between two asynchronous clock domains



## False Path Example 2



Cutting analysis of inserted test logic



# set\_clock\_groups Command

- Tells Fitter and timing analyzer to ignore ALL paths between specified clock domains
  - Great for clock muxes
  - Equivalent to setting false paths (-from & -to) on all paths between domains

#### Options

```
[-asynchronous | -exclusive]
-group <clock name>
-group <clock_name>
[-group <clock name>]...
```



# set\_clock\_groups Notes

-group: each group of clock names is mutually exclusive to other clock groups

#### Additional argument\*:


- asynchronous: no phase relationship, but clocks active at the same time
- exclusive: clocks not active at the same time
  - Example: clock muxes

#### \*Notes:

- Need at least one of the two arguments (-asynchronous or -exclusive)
- TimeQuest Timing Analyzer treats both options as if they were the same
- With one -group argument, TimeQuest Timing Analyzer cut analysis of ALL paths to that group of clocks.



### **Clock Mux Example 1**




```
create_clock -period 10.0 [get_ports clk_100]
create_clock -period 15.0 [get_ports clk_66]

set_clock_groups -exclusive -group {clk_100} -group {clk_66}

# Since clocks are muxed, timing analyzer should not analyze
# cross-domain paths as only one clock will be driving the
# registers at any one time.
```



### **Clock Mux Example 1 (Alternative)**




```
create_clock -period 10.0 [get_ports clk_100]
create_clock -period 15.0 [get_ports clk_66]

set_false_paths -from [get_clocks clk_100] -to [get_clocks clk_66]
set_false_paths -from [get_clocks clk_66] -to [get_clocks clk_100]

# For an equivalent constraint using false paths, you must
# consider paths going both directions
```




### **Clock Mux Example 2**





### **Clock Mux Example 3**





### **Verifying False Paths & Groups**

### False paths

- Create timing exceptions report
  - report exceptions
  - Tasks pane or Reports menu: Report Exceptions (next slide)


### Clock groups


- Check clock transfers to ensure no paths are returned
  - report\_clock\_transfers
  - Tasks pane or Reports menu: Report Clock Transfers



### **Report Exceptions**

- Provide information specifically about timing exceptions
  - report\_exceptions
  - From Tasks pane or Report menu (under Custom Reports)
- All min/max delays, false paths, and multicycle paths (discussed next)







# **SDC Timing Constraints**

- Clocks
- I/O
- Asynchronous paths
- False paths
- Multicycle paths



# **Timing Exceptions: Multicycle Paths**

- Paths requiring more than one cycle for data to propagate
- Causes timing analyzer to select another latch or launch edge
- Designer specifies number of cycles to move edge
- Logic must be designed to work this way! If it doesn't, simply loosens timing requirements
  - Constraint informs timing analysis how logic is supposed to function



### Other Instances to Use Multicycle Paths

- Design does not require single cycle to transfer data (non-critical paths)
  - Otherwise needlessly over-constrain paths
- Clocks are integer multiples of each other with or without offset
  - Demonstrated in Exercise 4
- Clock enables ensuring register(s) not sampling data every clock edge



### **Multicycle Types**

Туре	Clock	Timing Check	Shorthand
End Multicycle Setup	Destination	Setup	EMS
End Multicycle Hold	Destination	Hold	EMH
Start Multicycle Setup	Source	Setup	SMS
Start Multicycle Hold	Source	Hold	SMH

### Destination (default and most common)

- Constraint based on destination clock edges
- Moves latch edge backward (later in time) to relax required setup/hold time
- Used in most multicycle situations

#### Source

- Constraint based on source clock edges
- Moves launch edge forward (earlier in time) to relax required setup/hold time
- Useful when source clock is at higher frequency than destination

### Setup

- Increases the number of cycles for setup analysis
- Default is 1

#### Hold

- Increases the number of cycles for hold analysis
- Default is 0



## set\_multicycle\_path Command

- Indicates by how many cycles the required time (setup or hold) should be extended from defaults
- Options

```
[-start | -end]
[-setup | -hold]
[-fall_from <clocks>]
[-rise_from <clocks>]
[-from <names>]
[-through <names>]
[-to <names>]
[-fall_to <clocks>]
[-rise_to <clocks>]
<value>
```




### set\_multicycle\_path Notes

- -start: Use to select a source multicycle
- -end: Use to select a destination multicycle (default)
- -setup | -hold: Specifies if the multicycle value is applied to the setup or hold analysis
- <value>: Cycle multiplier Number of edges by which to extend analysis
- All other options behave similar to set false path options




## **Set Multicycle Path (GUI)**





## **Understanding Multicycle**

Standard single-cycle register transfer




Multicycle Setup = 1 (Default)

— — — - Multicycle Hold = 0 (Default)\*



<sup>\*</sup>Default hold edge is one edge before/after setup edge

### **Opening the Window**




```
set_multicycle_path -from [get_pins reg1|clk] -to [get_pins reg2|datain] -setup 2
set_multicycle_path -from [get_pins reg1|clk] -to [get_pins reg2|datain] -hold 1
```



## **Shifting the Window**


Change to a two cycle setup; single cycle hold transfer





### **Reporting Multicycles**


### No multicycle





## **Reporting Multicycles**

### Same path with Setup Multicycle = 2





### Please go to Exercise 4



## **Timing Analysis Summary**

- Timing constraints are very important in FPGA/CPLD design
- Use timing constraints to tell fitter & timing analyzer how logic is designed to function
- SDC provides an easy-to-use, standard interface for constraining design
- See the Quartus II Handbook: Volume 3, Section II, for more information about timing analysis

