




serial EEPROM
control signals



REV.	DESCRIPTION	DATE
------	-------------	------



A

B

C


D

A


B

C


D



CONNECTIONS FOR
MEMORY EXPANSION




GENERAL I/O EXPANSION



U8
CONNECTOR 60X2

GENIO174
GENIO172
GENIO170
GENIO168

GENIO175
GENIO171
GENIO169




U9
CONNECTOR 60X2

M_LVDSP0
M_LVDSN0
M_LVDSN2
M_LVDSN4
M_LVDSN6

M_LVDSN1
M_LVDSN3
M_LVDSN5
M_LVDSN7
M_LVDSN9

GENIO174
GENIO172
GENIO170
GENIO168


GENIO175
GENIO171
GENIO169





U9
CONNECTOR 60X2

M_LVDSP0
M_LVDSN0
M_LVDSN2
M_LVDSN4
M_LVDSN6


M_LVDSN1
M_LVDSN3
M_LVDSN5
M_LVDSN7
M_LVDSN9








REV.	DESCRIPTION	DATE
0.2	Changed R138 to pull-up. Added R165/R166.	20080122





		Zurich, Switzerland www.pender.ch	
TITLE			
LEON-FT PCI Development board : Ethernet Interface			
SIZE A3	DOCUMENT GR-PCI-XC5V	REVISION 0.3	
DATE 20/05/09		SHEET 9 OF 16	

A

B

C


D


A


B

C

D









REV.	DESCRIPTION	DATE

These I/O banks are not available in LX50, LX85

BANK 5		D1
	IO_L0P_5	D10
	IO_L0N_5	D11
	IO_L1P_5	D12
	IO_L1N_5	D13
	IO_L2P_5	D14
	IO_L2N_5	D15
	IO_L3P_5	D16
	IO_L3N_5	D17
	IO_L4P_5	D18
	IO_L4N_VREF_5	D19
	IO_L5P_5	D20
	IO_L5N_5	D21
	IO_L6P_5	D22
	IO_L6N_5	D23
	IO_L7P_5	D24
	IO_L7N_5	D25
	IO_L8P_CC_5	D26
	IO_L8N_CC_5	D27
	IO_L9P_CC_5	D28
	IO_L9N_CC_5	D29
	IO_L10P_CC_5	D30
	IO_L10N_CC_5	D31
	IO_L11P_CC_5	F20
	IO_L11N_CC_5	F21
	IO_L12P_VRN_5	F22
	IO_L12N_VRP_5	F23
	IO_L13P_5	D32
	IO_L13N_5	F24
	IO_L14P_5	F25
	IO_L15P_5	G10
	IO_L15N_5	G11
	IO_L16P_5	G12
	IO_L16N_5	D33
	IO_L17P_5	D34
	IO_L17N_5	G13
	IO_L18P_5	D35
	IO_L18N_5	F26
	IO_L19P_5	F27
	IO_L19N_5	D36

XC5VLX110-1FFG1153C

BANK 6	IO_L0P
	IO_L0N
	IO_L1P
	IO_L1N
	IO_L2P
	IO_L2N
	IO_L3P
	IO_L3N
	IO_L4P
	IO_L4N_VREF
	IO_L5P
	IO_L5N
	IO_L6P
	IO_L6N
	IO_L7P
	IO_L7N
	IO_L8P_CC_6
	IO_L8N_CC_6
	IO_L9P_CC_6
	IO_L9N_CC_6
	IO_L10P_CC_6
	IO_L10N_CC_6
	IO_L11P_CC_6
	IO_L11N_CC_6
	IO_L12P_VRN
	IO_L12N_VRN
	IO_L13P
	IO_L13N
	IO_L14P
	IO_L14N_VREF
	IO_L15P
	IO_L15N
IO_L16P	
IO_L16N	
IO_L17P	
IO_L17N	
IO_L18P	
IO_L18N	
IO_L19P	
IO_L19N	

XC5VLX110-1FFG1153C

BANK 23		IO_L0P_23	✓
		IO_L0N_23	✓
		IO_L1P_23	✓
		IO_L1N_23	✓
		IO_L2P_23	✓
		IO_L2N_23	✓
		IO_L3P_23	✓
		IO_L3N_23	✓
		IO_L4P_23	✓
		IO_L4N_VREF_23	✓
		IO_L5P_23	✓
		IO_L5N_23	✓
		IO_L6P_23	✓
		IO_L6N_23	✓
		IO_L7P_23	✓
		IO_L7N_23	✓
		IO_L8P_CC_23	✓
		IO_L8N_CC_23	✓
		IO_L9P_CC_23	✓
		IO_L9N_CC_23	✓
		IO_L10P_CC_23	✓
		IO_L10N_CC_23	✓
		IO_L11P_CC_23	✓
		IO_L11N_CC_23	✓
		IO_L12P_VRN_23	✓
		IO_L12N_VRN_23	✓
		IO_L13P_23	✓
		IO_L13N_23	✓
		IO_L14P_23	✓
		IO_L14N_VREF_23	✓
		IO_L15P_23	✓
		IO_L15N_23	✓
	IO_L16P_23	✓	
	IO_L16N_23	✓	
	IO_L17P_23	✓	
	IO_L17N_23	✓	
	IO_L18P_23	✓	
	IO_L18N_23	✓	
	IO_L19P_23	✓	
	IO_L19N_23	✓	

XC5VLX110-1FFG1153C

BANK 24		IO_L0P_24	24
		IO_L0N_24	24
		IO_L1P_24	24
		IO_L1N_24	24
		IO_L2N_24	24
		IO_L3P_24	24
		IO_L3N_24	24
		IO_L4P_24	24
		IO_L4N_VREF_24	24
		IO_L5P_24	24
		IO_L5N_24	24
		IO_L6P_24	24
		IO_L6N_24	24
		IO_L7P_24	24
		IO_L7N_24	24
		IO_L8P_CC_24	24
		IO_L8N_CC_24	24
		IO_L9P_CC_24	24
		IO_L9N_CC_24	24
		IO_L10P_CC_24	24
		IO_L10N_CC_24	24
		IO_L11P_CC_24	24
		IO_L11N_CC_24	24
		IO_L12P_VRN_24	24
		IO_L12N_VRP_24	24
		IO_L13P_24	24
		IO_L13N_24	24
		IO_L14P_24	24
		IO_L14N_VREF_24	24
		IO_L15P_24	24
		IO_L15N_24	24
		IO_L16P_24	24
	IO_L16N_24	24	
	IO_L17P_24	24	
	IO_L17N_24	24	
	IO_L18P_24	24	
	IO_L18N_24	24	
	IO_L19P_24	24	
	IO_L19N_24	24	


XC5VLX110-1FFG1153C

BANK 25		IO_L0P_25
		IO_L0N_25
		IO_L1P_25
		IO_L1N_25
		IO_L2P_25
		IO_L2N_25
		IO_L3P_25
		IO_L3N_25
		IO_L4P_25
		IO_L4N_VREF_25
		IO_L5P_25
		IO_L5N_25
		IO_L6P_25
		IO_L6N_25
		IO_L7P_25
		IO_L7N_25
		IO_L8P_CC_25
		IO_L8N_CC_25
		IO_L9P_CC_25
		IO_L9N_CC_25
		IO_L10P_CC_25
		IO_L10N_CC_25
		IO_L11P_CC_25
		IO_L11N_CC_25
		IO_L12P_VRN_25
		IO_L12N_VRN_25
		IO_L13P_25
		IO_L13N_25
		IO_L14P_25
		IO_L14N_VREF_25
		IO_L15P_25
		IO_L15N_25
	IO_L16P_25	
	IO_L16N_25	
	IO_L17P_25	
	IO_L17N_25	
	IO_L18P_25	
	IO_L18N_25	
	IO_L19P_25	
	IO_L19N_25	

XC5VLX110-1FFG1153C

BANK 26		IO L0P_26
		IO L0N_26
		IO L1P_26
		IO L1N_26
		IO L2P_26
		IO L2N_26
		IO L3P_26
		IO L3N_26
		IO L4P_26
		IO_L4N_VREF_26
		IO L5P_26
		IO L5N_26
		IO L6P_26
		IO L6N_26
		IO L7P_26
		IO L7N_26
		IO L8P_CC_26
		IO L8N_CC_26
		IO L9P_CC_26
		IO L9N_CC_26
		IO L10P_CC_26
		IO L10N_CC_26
		IO L11P_CC_26
		IO L11N_CC_26
		IO L12P_VRN_26
		IO L12N_VRN_26
		IO L13P_26
		IO L13N_26
		IO L14P_26
		IO_L14N_VREF_26
		IO L15P_26
		IO L15N_26
	IO L16P_26	
	IO L16N_26	
	IO L17P_26	
	IO L17N_26	
	IO L18P_26	
	IO L18N_26	
	IO L19P_26	
	IO L19N_26	

XC5VLX110-1FFG1153C



Front Panel
2mm Header for direct
connection to Parallel IV cable
JTAG programming

Normal Configuration with 0R resistor fitted excludes
Ethernet PHY from JTAG chain
To include Ethernet PHY in JTAG chain, remove 0R
resistor and install two 0R resistors.

Install R57 50R resistor
if CLKOUT options are
required for
Configuration Clock

EN_EXT_SEL,
REV_SEL0 and
REV_SEL1 have
internal 50k pull-ups

For Master Serial Mode, Switch 1,2,3 closed (Mode='000', FPGA generates CCLK)
For Slave Serial Mode, Switch 1,2,3 open (Mode='111', FPGA receives CCLK)
For Boundary Scan programming, Switch 1,3 open, 2 closed (Mode='101')

Remove R67
if HSWAP_EN
required

PENDER ELECTRONIC DESIGN		zurich, Switzerland www.pender.ch	
TITLE LEON-FT PCI Development board : FPGA - Xilinx Config. & JTAG			
SIZE A3	DOCUMENT GR-PCI-XC5V	REVISION 0.3	
DATE 20/05/09		SHEET 15 OF 16	

