




# ALTERA Stratix IV Development & Education Board (DE4)

SCHEMATIC	CONTENT	PAGE
01 TOP	Cover Page, Placement, TOP	01 ~ 03
02 Clock Circuitry	Clock Generator, Clock Network, SMA Circuit	04 ~ 07
03 Ethernet	10/100/1000 Quad Gigabit Ethernet Transceiver	08 ~ 11
04 Expansion Port	HSMA, HSMB, GPIO	12 ~ 13
06 Memory	DDR2 SO-DIMM, Flash, SSRAM	17 ~ 20
07 PCIE & SATA	PCI Express, SATA Interface	21 ~ 22
08 Power	Power Circuitry	23 ~ 30
09 S4GX230F1517	Stratix IV GX FPGA Banks	31 ~ 39
10 USB Hi-Speed	USB 2.0 High Speed OTG Controller	40
11 USER IO	LED, Switch, 7-SEG, SD Card, EEPROM	41 ~ 43
<b>REV</b>	<b>DATE</b>	<b>DESCRIPTION</b>
<i>a</i>	<i>2010.06.14</i>	<i>Initial Version</i>
<i>b</i>	<i>2010.08.20</i>	<i>Change Flash Part Number</i>








 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
ALTERA DE4 Board		
Size	Document Number	Rev
B	Placement	1.1a
Date:	Friday, March 16, 2012	Sheet 2 of 43






Default 100MHz



place the AC Termination near Clock Generator






Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
ALTERA DE4 Board	
Size	Document Number
B	Clock Generator 1
Date:	Friday, March 16, 2012
Sheet	4 of 43
Rev	1.0




CLK2\_OS[1..0]  
CLK2\_PR[1..0]  
CLK2\_OD[2..0]

CLK3\_OS[1..0]  
CLK3\_PR[1..0]  
CLK3\_OD[2..0]


## Default 100MHz







## Default 100MHz




<p>terasic Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</p>		
Title		
ALTERA DE4 Board		
Size	Document Number	Rev
B	Clock Generator 2	1.0
Date:	Friday, March 16, 2012	Sheet 5 of 43



 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
ALTERA DE4 Board		
Size	Document Number	Rev
B	Global Clock Network	1.0
Date:	Friday, March 16, 2012	Sheet 6 of 43








 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
ALTEA DE4 Board		
Size	Document Number	Rev
A	SMA Clock Circuit	1.0
Date:	Friday, March 16, 2012	Sheet 7 of 43

ETH\_MDIO[3..0] <=> ETH\_MDIO[3..0]  
ETH\_MDC[3..0] <=> ETH\_MDC[3..0]  
ETH\_INT\_n[3..0] <=> ETH\_INT\_n[3..0]  
ETH\_RST\_n <=> ETH\_RST\_n  
ETH\_TX\_p[3..0] <=> ETH\_TX\_p[3..0]  
ETH\_TX\_n[3..0] <=> ETH\_TX\_n[3..0]  
ETH\_RX\_p[3..0] <=> ETH\_RX\_p[3..0]  
ETH\_RX\_n[3..0] <=> ETH\_RX\_n[3..0]

ETH\_TX\_p1 <=> ETH\_TX\_p1  
ETH\_TX\_n1 <=> ETH\_TX\_n1  
ETH\_RX\_p1 <=> ETH\_RX\_p1  
ETH\_RX\_n1 <=> ETH\_RX\_n1  
ETH\_TX\_p2 <=> ETH\_TX\_p2  
ETH\_TX\_n2 <=> ETH\_TX\_n2  
ETH\_RX\_p2 <=> ETH\_RX\_p2  
ETH\_RX\_n2 <=> ETH\_RX\_n2  
ETH\_TX\_p3 <=> ETH\_TX\_p3  
ETH\_TX\_n3 <=> ETH\_TX\_n3  
ETH\_RX\_p3 <=> ETH\_RX\_p3  
ETH\_RX\_n3 <=> ETH\_RX\_n3



ETH\_RST\_n <=> ETH\_RST\_n R237 4.7K  
ETH\_MDIO0 <=> ETH\_MDIO0 R230 4.7K  
ETH\_MDC0 <=> ETH\_MDC0 R231 4.7K  
ETH\_INT\_n0 <=> ETH\_INT\_n0 R16 4.7K  
ETH\_MDIO1 <=> ETH\_MDIO1 R36 4.7K  
ETH\_MDC1 <=> ETH\_MDC1 R37 4.7K  
ETH\_INT\_n1 <=> ETH\_INT\_n1 R38 4.7K  
ETH\_MDIO2 <=> ETH\_MDIO2 R58 4.7K  
ETH\_MDC2 <=> ETH\_MDC2 R64 4.7K  
ETH\_INT\_n2 <=> ETH\_INT\_n2 R65 4.7K  
ETH\_MDIO3 <=> ETH\_MDIO3 R76 4.7K  
ETH\_MDC3 <=> ETH\_MDC3 R77 4.7K  
ETH\_INT\_n3 <=> ETH\_INT\_n3 R78 4.7K



ETH\_25MHz\_1 <=> ETH\_25MHz\_1  
ETH\_25MHz\_2 <=> ETH\_25MHz\_2  
ETH\_25MHz\_3 <=> ETH\_25MHz\_3






Title		
ALTERA DE4 Board		
Size	Document Number	Rev
B	Quad Port Gigabit Ethernet, PHY-0	1.0
Date:	Friday, March 16, 2012	Sheet 8 of 43

























# DDR2 SO-DIMM-1






# DDR2 SO-DIMM-2












- FSM\_A1 R6 A0
- FSM\_A2 P6 A1
- FSM\_A3 R8 A2
- FSM\_A4 P8 A3
- FSM\_A5 R9 A4
- FSM\_A6 P9 A5
- FSM\_A7 R10 A6
- FSM\_A8 P10 A7
- FSM\_A9 R11 A8
- FSM\_A10 B9 A9
- FSM\_A11 A9 A10
- FSM\_A12 B10 A11
- FSM\_A13 A10 A12
- FSM\_A14 A11 A13
- FSM\_A15 R4 A14
- FSM\_A16 P4 A15
- FSM\_A17 R3 A16
- FSM\_A18 P3 A17
- FSM\_A19 B2 A18
- FSM\_A20 A2 A19
- FSM\_D0 M10 DQ0
- FSM\_D1 L10 DQ1
- FSM\_D2 K10 DQ2
- FSM\_D3 J10 DQ3
- FSM\_D4 G11 DQ4
- FSM\_D5 F11 DQ5
- FSM\_D6 E11 DQ6
- FSM\_D7 D11 DQ7
- FSM\_D8 G2 DQ8
- FSM\_D9 F2 DQ9
- FSM\_D10 E2 DQ10
- FSM\_D11 D2 DQ11
- FSM\_D12 M1 DQ12
- FSM\_D13 L1 DQ13
- FSM\_D14 K1 DQ14
- FSM\_D15 J1 DQ15
- C11 DQPa
- N1 DQ Pb
- SSRAM\_CLK B6 CLK
- SSRAM\_BWA\_n B5 BWa
- SSRAM\_BWB\_n A4 BWb
- SSRAM\_OE\_n B8 OE
- SSRAM\_WE\_n B7 WE
- SSRAM\_CKE\_n A7 CKE
- SSRAM\_CE\_n A3 CE
- SSRAM\_CE2 B3 CE2
- SSRAM\_CE2\_n A6 CE2
- SSRAM\_ADV A8 ADV


IS61NVP102418



- FSM\_A[20..1]
- FSM\_D[15..0]
- SSRAM\_CLK
- SSRAM\_BWA\_n
- SSRAM\_BWB\_n
- SSRAM\_OE\_n
- SSRAM\_WE\_n
- SSRAM\_CKE\_n
- SSRAM\_CE\_n
- SSRAM\_ADV





# PCIe x8 Edge Connector



SATA\_DEVICE\_TX\_p[1..0]  
SATA\_DEVICE\_TX\_n[1..0]  
SATA\_DEVICE\_RX\_p[1..0]  
SATA\_DEVICE\_RX\_n[1..0]



SATA\_HOST\_TX\_p[1..0]  
SATA\_HOST\_TX\_n[1..0]  
SATA\_HOST\_RX\_p[1..0]  
SATA\_HOST\_RX\_n[1..0]

## Device




## Host


## Device



## Host


SATA 3G requires that DC blocks  
on receivers and transmitters

 <small>Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</small>		
Title <b>ALTERA DE4 Board</b>		
Size A	Document Number SATA	Rev 1.0
Date: Friday, March 16, 2012	Sheet 22	of 43







## 3.0V/1.5A



## 1.2V/1.5A



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan.  
All rights reserved.  
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title

**ALTERA DE4 Board**

Size

Document Number

Rev

A

Power 1.2V, VCCIO & VCCPD

1.0

Date:

Friday, March 16, 2012


Sheet






25

of


43

0.9V / 36A

















# Power Monitor





## Power MUX



<b>ALTERA DE4 Board</b>		
Size	Document Number	Rev
B	Power MUX	1.0
Date:	Friday, March 16, 2012	Sheet 30 of 43

FSM\_A[25..1]  
FSM\_D[15..0]  
SEG0\_D[6..0]  
SEG1\_D[6..0]  
LED[7..0]

HSMA\_TX\_p[16..0]  
HSMA\_TX\_n[16..0]  
HSMA\_RX\_p[16..0]  
HSMA\_RX\_n[16..0]  
HSMA\_D[3..0]

U17A

### Stratix IV GX Bank 1

#### Bank 1A

FSM_D2	K30	DQ1L/DIFFIO_TX_L2p	DQ5L/DIFFIO_TX_L8p
FSM_D1	J30	DQ1L/DIFFIO_TX_L2n	DQ5L/DIFFIO_TX_L8n
SSRAM_CKE_n	N28	DQ1L/DIFFIO_TX_L3p	DQ5L/DIFFIO_TX_L9p
FSM_D13	M28	DQ1L/DIFFIO_TX_L3n	DQ5L/DIFFIO_TX_L9n
FSM_A13	J32	DQ2L/DIFFIO_TX_L4p	DQ6L/DIFFIO_TX_L10p
FSM_D7	H32	DQ2L/DIFFIO_TX_L4n	DQ6L/DIFFIO_TX_L10n
FSM_D9	C32	DQ2L/DIFFIO_RX_L4p	DQ6L/DIFFIO_RX_L10p
FSM_D8	B32	DQ2L/DIFFIO_RX_L4n	DQ6L/DIFFIO_RX_L10n
FSM_D15	D31	DQS1L/DIFFIO_RX_L2p	DQS5L/DIFFIO_RX_L8p
FSM_D14	C31	DQS1L/DIFFIO_RX_L2n	DQS5L/DIFFIO_RX_L8n
FSM_D11	D35	DQS2L/DIFFIO_RX_L3p	DQS6L/DIFFIO_RX_L9p
FSM_D10	C35	DQS2L/DIFFIO_RX_L3n	DQS6L/DIFFIO_RX_L9n

SSRAM_BWB_n	N31	DQ3L/DIFFIO_TX_L5p	DQ7L/DIFFIO_TX_L11p
SSRAM_CLK	M31	DQ3L/DIFFIO_TX_L5n	DQ7L/DIFFIO_TX_L11n
LED7	N30	DQ3L/DIFFIO_TX_L6p	DQ7L/DIFFIO_TX_L12p
LED6	M30	DQ3L/DIFFIO_TX_L6n	DQ7L/DIFFIO_TX_L12n
LED4	N29	DQ4L/DIFFIO_TX_L7p	
LED5	M29	DQ4L/DIFFIO_TX_L7n	
SEG1_D1	F31	DQ4L/DIFFIO_RX_L7p	DQS7L/DIFFIO_RX_L11p
SEG1_D0	E31	DQ4L/DIFFIO_RX_L7n	DQS7L/DIFFIO_RX_L11n

SEG1_D5	D33	DQS3L/DIFFIO_RX_L5p	DIFFIO_TX_L1p
SEG1_D4	C33	DQS3L/DIFFIO_RX_L5n	DIFFIO_TX_L1n
SEG0_D3	H31	DQS4L/DIFFIO_RX_L6p	DIFFIO_RX_L12p
SEG1_D2	G31	DQS4L/DIFFIO_RX_L6n	DIFFIO_RX_L12n
SEG1_D6	D34	RUP1A/DIFFIO_RX_L1p	
SEG1_D3	C34	RDN1A/DIFFIO_RX_L1n	

#### Bank 1C

ETH_TX_p2	M32	DQ8L/DIFFIO_TX_L13p	DQ10L/DIFFIO_TX_L16p
ETH_TX_n2	L32	DQ8L/DIFFIO_TX_L13n	DQ10L/DIFFIO_TX_L16n
ETH_TX_p3	P31	DQ8L/DIFFIO_TX_L14p	DQ10L/DIFFIO_TX_L17p
ETH_TX_n3	P32	DQ8L/DIFFIO_TX_L14n	DQ10L/DIFFIO_TX_L17n
ETH_RX_p1	N33	DQ9L/DIFFIO_RX_L15p	DQ11L/DIFFIO_RX_L18p
ETH_RX_n1	N34	DQ9L/DIFFIO_RX_L15n	DQ11L/DIFFIO_RX_L18n
ETH_TX_p0	T30	DQ9L/DIFFIO_TX_L15p	DQ11L/DIFFIO_TX_L18p
ETH_TX_n0	T31	DQ9L/DIFFIO_TX_L15n	DQ11L/DIFFIO_TX_L18n

DIFFIO\_TX\_L18n on CONFIG BLOCK

ETH_RX_p3	J34	DQS8L/DIFFIO_RX_L13p	DQS10L/DIFFIO_RX_L16p
ETH_RX_n3	J35	DQS8L/DIFFIO_RX_L13n	DQS10L/DIFFIO_RX_L16n
ETH_RX_p2	K34	DQS9L/DIFFIO_RX_L14p	DQS11L/DIFFIO_RX_L17p
ETH_RX_n2	K35	DQS9L/DIFFIO_RX_L14n	DQS11L/DIFFIO_RX_L17n

EP4SGX230KF40\_F1517  
0.4 Preliminary

ETH\_RX\_p[3..0]  
ETH\_RX\_n[3..0]

ETH\_MDC[3..1]

ETH\_TX\_p[3..0]

ETH\_TX\_n[3..0]

ETH\_MDC[3..0]

U17B

### Stratix IV GX Bank 2

#### Bank 2A

HSMA_D0	AC26	DQ20L/DIFFIO_TX_L33p	DQ24L/DIFFIO_TX_L39p
HSMA_D2	AD26	DQ20L/DIFFIO_TX_L33n	DQ24L/DIFFIO_TX_L39n
HSMA_TX_p2	AE27	DQ20L/DIFFIO_TX_L34p	DQ24L/DIFFIO_TX_L40p
HSMA_TX_n2	AE27	DQ20L/DIFFIO_TX_L34n	DQ24L/DIFFIO_TX_L40n
HSMA_RX_p16	AT34	DQ21L/DIFFIO_RX_L35p	DQ25L/DIFFIO_RX_L41p
HSMA_RX_n16	AR34	DQ21L/DIFFIO_RX_L35n	DQ25L/DIFFIO_RX_L41n
HSMA_TX_p14	AJ31	DQ21L/DIFFIO_TX_L35p	DQ25L/DIFFIO_TX_L41p
HSMA_TX_n14	AH31	DQ21L/DIFFIO_TX_L35n	DQ25L/DIFFIO_TX_L41n

HSMA_RX_p7	AN33	DQS20L/DIFFIO_RX_L34p	DQS24L/DIFFIO_RX_L40p
HSMA_RX_n7	AP34	DQS20L/DIFFIO_RX_L34n	DQS24L/DIFFIO_RX_L40n
HSMA_RX_p10	AT33	DQS21L/DIFFIO_RX_L36p	DQS25L/DIFFIO_RX_L42p
HSMA_RX_n10	AU33	DQS21L/DIFFIO_RX_L36n	DQS25L/DIFFIO_RX_L42n

HSMA_TX_p11	AK32	DQ22L/DIFFIO_TX_L36p	DQ26L/DIFFIO_TX_L42p
HSMA_TX_n11	AL32	DQ22L/DIFFIO_TX_L36n	DQ26L/DIFFIO_TX_L42n
HSMA_TX_p7	AG29	DQ22L/DIFFIO_TX_L37p	DQ26L/DIFFIO_TX_L43p
HSMA_TX_n7	AH29	DQ22L/DIFFIO_TX_L37n	DQ26L/DIFFIO_TX_L43n
HSMA_RX_p8	AP32	DQ23L/DIFFIO_RX_L38p	DQS26L/DIFFIO_RX_L43p
HSMA_RX_n8	AR32	DQ23L/DIFFIO_RX_L38n	DQS26L/DIFFIO_RX_L43n
HSMA_TX_p13	AK31	DQ23L/DIFFIO_TX_L38p	DQS26L/DIFFIO_TX_L43p
HSMA_TX_n13	AL31	DQ23L/DIFFIO_TX_L38n	DQS26L/DIFFIO_TX_L43n

HSMA_RX_p14	AP35	DQS22L/DIFFIO_RX_L37p	DIFFIO_RX_L33p
HSMA_RX_n14	AR35	DQS22L/DIFFIO_RX_L37n	DIFFIO_RX_L33n
HSMA_RX_p4	AN30	DQS23L/DIFFIO_RX_L39p	DIFFIO_TX_L44p
HSMA_RX_n4	AP30	DQS23L/DIFFIO_RX_L39n	DIFFIO_TX_L44n

HSMA_RX_p11	AU34	RUP2A/DIFFIO_RX_L44p	
HSMA_RX_n11	AV34	RDN2A/DIFFIO_RX_L44n	

#### Bank 2C

HSMA_D1	AC31	DQ14L/DIFFIO_RX_L24p	DQ18L/DIFFIO_RX_L30p
HSMA_D3	AC32	DQ14L/DIFFIO_RX_L24n	DQ18L/DIFFIO_RX_L30n
HSMA_TX_p1	AB30	DQ14L/DIFFIO_TX_L24p	DQ18L/DIFFIO_TX_L30p
HSMA_TX_n1	AB31	DQ14L/DIFFIO_TX_L24n	DQ18L/DIFFIO_TX_L30n
HSMA_TX_p0	AB27	DQ15L/DIFFIO_TX_L25p	DQ19L/DIFFIO_TX_L31p
HSMA_TX_n0	AB28	DQ15L/DIFFIO_TX_L25n	DQ19L/DIFFIO_TX_L31n
HSMA_TX_p8	AC28	DQ15L/DIFFIO_TX_L26p	DQ19L/DIFFIO_TX_L32p
HSMA_TX_n8	AC29	DQ15L/DIFFIO_TX_L26n	DQ19L/DIFFIO_TX_L32n

HSMA_RX_p2	AJ34	DQS14L/DIFFIO_RX_L25p	DQS18L/DIFFIO_RX_L31p
HSMA_RX_n2	AJ35	DQS14L/DIFFIO_RX_L25n	DQS18L/DIFFIO_RX_L31n
HSMA_RX_p1	AH34	DQS15L/DIFFIO_RX_L26p	DQS19L/DIFFIO_RX_L32p
HSMA_RX_n1	AH35	DQS15L/DIFFIO_RX_L26n	DQS19L/DIFFIO_RX_L32n

HSMA_RX_n3	AK35	DQ16L/DIFFIO_RX_L27n	DQS16L/DIFFIO_RX_L28p
HSMA_RX_p3	AK34	DQ16L/DIFFIO_RX_L27p	DQS16L/DIFFIO_RX_L28n
HSMA_TX_p6	AG31	DQ16L/DIFFIO_TX_L27p	DQS16L/DIFFIO_RX_L28p
HSMA_TX_n6	AG32	DQ16L/DIFFIO_TX_L27n	DQS16L/DIFFIO_RX_L28n
HSMA_TX_p3	AD28	DQ17L/DIFFIO_TX_L28p	DQS17L/DIFFIO_RX_L29p
HSMA_TX_n3	AD29	DQ17L/DIFFIO_TX_L28n	DQS17L/DIFFIO_RX_L29n
HSMA_TX_p4	AE29	DQ17L/DIFFIO_TX_L29p	
HSMA_TX_n4	AE28	DQ17L/DIFFIO_TX_L29n	

EP4SGX230KF40\_F1517  
0.4 Preliminary

AE26	HSMA_TX_p5
AF26	HSMA_TX_n5
AK30	HSMA_TX_p16
AL30	HSMA_TX_n16
AT31	HSMA_RX_p13
AU31	HSMA_RX_n13
AG28	HSMA_OUT_p1
AH28	HSMA_OUT_n1

AM31	HSMA_RX_p6
AN31	HSMA_RX_n6
AR31	HSMA_RX_p9
AT30	HSMA_RX_n9

AG27	HSMA_TX_p12
AH27	HSMA_TX_n12
AL29	HSMA_TX_p15
AM29	HSMA_TX_n15

AT32	HSMA_RX_p12
AU32	HSMA_RX_n12

AN32	HSMA_RX_p15
AP33	HSMA_RX_n15
AJ29	HSMA_TX_p9
AK29	HSMA_TX_n9

AN34	UART_TXD
AN35	UART_CTS
AD30	HSMA_TX_p10
AD31	HSMA_TX_n10
AF28	HSMA_OUT0
AG30	ETH_INT_n1
AE30	ETH_INT_n2
AE31	ETH_INT_n3

AM34	HSMA_RX_p5
AM35	HSMA_RX_n5
AJ32	HSMA_RX_p0
AK33	HSMA_RX_n0

AL34	SEG0_DP
AL35	SEG1_DP
AH32	UART_RXD
AH33	UART_RTS





GPIO0\_D[35..0]  
GPIO1\_D[35..0]

HSMB\_TX p[16..0]  
HSMB\_TX n[16..0]  
HSMB\_RX p[16..0]  
HSMB\_RX n[16..0]

HSMB\_D[3..0]

U17E

### Stratix IV GX Bank 5

#### Bank 5A

GPIO0_D15	AN10	DQ1R/DIFFIO_TX_R2p	DQ5R/DIFFIO_TX_R8p	AK9	GPIO1_D22
GPIO1_D33	AF10	DQ1R/DIFFIO_TX_R2n	DQ5R/DIFFIO_TX_R8n	AL9	GPIO1_D21
GPIO1_D25	AH11	DQ1R/DIFFIO_TX_R3p	DQ5R/DIFFIO_TX_R9p	AM8	GPIO0_D19
GPIO0_D22	AJ11	DQ1R/DIFFIO_TX_R3n	DQ5R/DIFFIO_TX_R9n	AV5	GPIO0_D6
GPIO1_D3	AV10	DQ2R/DIFFIO_RX_R4p	DQ6R/DIFFIO_RX_R10p	AW4	GPIO1_D2
GPIO1_D5	AW10	DQ2R/DIFFIO_RX_R4n	DQ6R/DIFFIO_RX_R10n	AH10	GPIO1_D29
GPIO1_D28	AG12	DQ2R/DIFFIO_TX_R4p	DQ6R/DIFFIO_TX_R10p	AJ10	GPIO1_D24
GPIO0_D25	AH12	DQ2R/DIFFIO_TX_R4n	DQ6R/DIFFIO_TX_R10n		

GPIO1_D4	AV8	DQS1R/DIFFIO_RX_R2p	DQS5R/DIFFIO_RX_R8p	AT7	GPIO1_D15
GPIO1_D1	AW8	DQS1R/DIFFIO_RX_R2n	DQS5R/DIFFIO_RX_R8n	AU7	GPIO1_D12
GPIO1_D9	AT10	DQS2R/DIFFIO_RX_R3p	DQS6R/DIFFIO_RX_R9p	AT6	GPIO1_D11
GPIO1_D6	AU10	DQS2R/DIFFIO_RX_R3n	DQS6R/DIFFIO_RX_R9n	AU6	GPIO1_D10

GPIO1_D30	AF13	DQ3R/DIFFIO_TX_R5p	DQ7R/DIFFIO_TX_R11p	AE13	GPIO1_D31
GPIO0_D27	AG13	DQ3R/DIFFIO_TX_R5n	DQ7R/DIFFIO_TX_R11n	AE12	GPIO1_D34
GPIO0_D4	AN9	DQ3R/DIFFIO_TX_R6p	DQ7R/DIFFIO_TX_R12p	AD13	GPIO0_D35
GPIO0_D5	AP9	DQ3R/DIFFIO_TX_R6n	DQ7R/DIFFIO_TX_R12n	AD12	GPIO0_D34
GPIO1_D8	AP8	DQ4R/DIFFIO_RX_R7p		AR5	GPIO1_D13
GPIO0_D3	AR8	DQ4R/DIFFIO_RX_R7n	DQS7R/DIFFIO_RX_R11p	AT5	GPIO0_D10
GPIO1_D16	AN7	DQ4R/DIFFIO_TX_R7p	DQSn7R/DIFFIO_RX_R11n		
GPIO0_D13	AP7	DQ4R/DIFFIO_TX_R7n			

GPIO0_D30	AT9	DQS3R/DIFFIO_RX_R5p	RUP5A/DIFFIO_RX_R1p	AV7	GPIO0_D8
GPIO0_D1	AU9	DQS3R/DIFFIO_RX_R5n	RDN5A/DIFFIO_RX_R1n	AW7	GPIO0_D9
GPIO0_D11	AT8	DQS4R/DIFFIO_RX_R6p	DIFFIO_TX_R1p	AL10	GPIO0_D18
GPIO1_D7	AU8	DQS4R/DIFFIO_RX_R6n	DIFFIO_TX_R1n	AM10	GPIO0_D17
			DIFFIO_RX_R12p	AW6	GPIO0_D7
			DIFFIO_RX_R12n	AW5	GPIO1_D0

#### Bank 5C

GPIO1_D27	AH9	DQ8R/DIFFIO_TX_R13p	DQ12R/DIFFIO_TX_R19p	AG8	BUTTON3
GPIO1_D26	AH8	DQ8R/DIFFIO_TX_R13n	DQ12R/DIFFIO_TX_R19n	AG7	BUTTON2
GPIO0_D21	AK8	DQ8R/DIFFIO_TX_R14p	DQ12R/DIFFIO_TX_R20p	AB11	SW2
GPIO0_D23	AK7	DQ8R/DIFFIO_TX_R14n	DQ12R/DIFFIO_TX_R20n	AB10	SW3
GPIO1_D17	AK6	DQ9R/DIFFIO_RX_R15p	DQ13R/DIFFIO_RX_R21p	AG6	SW7
GPIO0_D14	AN5	DQ9R/DIFFIO_RX_R15n	DQ13R/DIFFIO_RX_R21n	AG5	BUTTON1
GPIO1_D35	AE11	DQ9R/DIFFIO_TX_R15p	DQ13R/DIFFIO_TX_R21p	AB13	SW0
GPIO1_D32	AE10	DQ9R/DIFFIO_TX_R15n	DQ13R/DIFFIO_TX_R21n	AB12	SW1

GPIO1_D14	AP6	DQS8R/DIFFIO_RX_R13p	DQS12R/DIFFIO_RX_R19p	AB9	SW4
GPIO0_D12	AP5	DQS8R/DIFFIO_RX_R13n	DQS12R/DIFFIO_RX_R19n	AC8	SW5
GPIO1_D19	AM6	DQS9R/DIFFIO_RX_R14p	DQS13R/DIFFIO_RX_R20p	AH6	SW6
GPIO0_D16	AM5	DQS9R/DIFFIO_RX_R14n	DQS13R/DIFFIO_RX_R20n	AH5	BUTTON0

GPIO0_D29	AF11	DQ10R/DIFFIO_TX_R18p			
GPIO0_D31	AF10	DQ10R/DIFFIO_TX_R18n			
GPIO0_D26	AG10	DQ10R/DIFFIO_TX_R17p			
GPIO0_D28	AG9	DQ10R/DIFFIO_TX_R17n			
GPIO1_D23	AJ6	DQ11R/DIFFIO_RX_R18p			
GPIO0_D24	AJ5	DQ11R/DIFFIO_RX_R18n			
GPIO0_D32	AD10	DQ11R/DIFFIO_TX_R18p			
GPIO0_D33	AD9	DQ11R/DIFFIO_TX_R18n			

GPIO1_D18	AL6	DQS10R/DIFFIO_RX_R16p			
GPIO1_D20	AL5	DQS10R/DIFFIO_RX_R16n			
SLIDE_SW2	AK6	DQS11R/DIFFIO_RX_R17p			
	AK5	DQS11R/DIFFIO_RX_R17n			

EP4SGX230KF40\_F1517  
0.4 Preliminary

U17F

### Stratix IV GX Bank 6

#### Bank 6A

HSMB_TX p5	T13	DQ20R/DIFFIO_TX_R33p	DQ24R/DIFFIO_TX_R39p	K9	HSMB_TX_p0
HSMB_TX n5	T12	DQ20R/DIFFIO_TX_R33n	DQ24R/DIFFIO_TX_R39n	J9	HSMB_TX_n0
HSMB_TX p7	H7	DQ20R/DIFFIO_TX_R34p	DQ24R/DIFFIO_TX_R40p	K8	HSMB_OUT_p1
HSMB_TX n7	G7	DQ20R/DIFFIO_TX_R34n	DQ24R/DIFFIO_TX_R40n	J8	HSMB_OUT_n1
HSMB_RX p6	G5	DQ21R/DIFFIO_RX_R35p	DQ25R/DIFFIO_RX_R41p	C9	HSMB_RX_p2
HSMB_RX n6	F5	DQ21R/DIFFIO_RX_R35n	DQ25R/DIFFIO_RX_R41n	D9	HSMB_RX_n2
HSMB_TX p6	R13	DQ21R/DIFFIO_TX_R35p	DQ25R/DIFFIO_TX_R41p	M11	HSMB_TX_p10
HSMB_TX n6	P13	DQ21R/DIFFIO_TX_R35n	DQ25R/DIFFIO_TX_R41n	L11	HSMB_TX_n10

HSMB_RX p8	F7	DQS20R/DIFFIO_RX_R34p	DQS24R/DIFFIO_RX_R40p	D8	HSMB_RX_p3
HSMB_RX n8	E7	DQS20R/DIFFIO_RX_R34n	DQS24R/DIFFIO_RX_R40n	C8	HSMB_RX_n3
HSMB_RX p7	G6	DQS21R/DIFFIO_RX_R36p	DQS25R/DIFFIO_RX_R42p	D5	HSMB_RX_p0
HSMB_RX n7	F6	DQS21R/DIFFIO_RX_R36n	DQS25R/DIFFIO_RX_R42n	C5	HSMB_RX_n0

HSMB_TX p4	R12	DQ22R/DIFFIO_TX_R36p	DQ26R/DIFFIO_TX_R42p	N12	HSMB_TX_p3
HSMB_TX n4	R11	DQ22R/DIFFIO_TX_R36n	DQ26R/DIFFIO_TX_R42n	M12	HSMB_TX_n3
HSMB_TX p2	N11	DQ22R/DIFFIO_TX_R37p	DQ26R/DIFFIO_TX_R43p	K10	HSMB_TX_p1
HSMB_TX n2	N10	DQ22R/DIFFIO_TX_R37n	DQ26R/DIFFIO_TX_R43n	J10	HSMB_TX_n1
HSMB_RX p5	F10	DQ23R/DIFFIO_RX_R38p	DQS26R/DIFFIO_RX_R43p	D10	HSMB_RX_p1
HSMB_RX n5	E10	DQ23R/DIFFIO_RX_R38n	DQS26R/DIFFIO_RX_R43n	C10	HSMB_RX_n1
HSMB_TX p8	M10	DQ23R/DIFFIO_TX_R38p			
HSMB_TX n8	L10	DQ23R/DIFFIO_TX_R38n			

HSMB_RX p10	G9	DQS22R/DIFFIO_RX_R37p	DIFFIO_RX_R33p	G8	HSMB_RX_p9
HSMB_RX n10	F9	DQS22R/DIFFIO_RX_R37n	DIFFIO_RX_R33n	F8	HSMB_RX_n9
HSMB_RX p4	D7	DQS23R/DIFFIO_RX_R39p	DIFFIO_TX_R44p	H10	HSMB_D0
HSMB_RX n4	C7	DQS23R/DIFFIO_RX_R39n	DIFFIO_TX_R44n	G10	HSMB_D2
			RUP6A/DIFFIO_RX_R44p	D6	HSMB_D1
			RDN6A/DIFFIO_RX_R44n	C6	HSMB_D3

#### Bank 6C


HSMB_TX p16	V12	DQ14R/DIFFIO_TX_R24p	DQ18R/DIFFIO_RX_R30p	N8	ETH_MDIO3
HSMB_TX n16	V11	DQ14R/DIFFIO_TX_R24n	DQ18R/DIFFIO_RX_R30n	N7	ETH_MDC3
HSMB_RX p16	W8	DQ14R/DIFFIO_RX_R24p	DQ18R/DIFFIO_TX_R30p	M8	HSMB_TX_p9
HSMB_RX n16	W7	DQ14R/DIFFIO_RX_R24n	DQ18R/DIFFIO_TX_R30n	M7	HSMB_TX_n9
HSMB_TX p13	U10	DQ15R/DIFFIO_TX_R25p	DQ19R/DIFFIO_TX_R31p	L8	HSMB_OUT0
HSMB_TX n13	T9	DQ15R/DIFFIO_TX_R25n	DQ19R/DIFFIO_TX_R31n	L7	SLIDE_SW3
HSMB_TX p14	V10	DQ15R/DIFFIO_TX_R26p	DQ19R/DIFFIO_TX_R32p	K7	SLIDE_SW1
HSMB_TX n14	V9	DQ15R/DIFFIO_TX_R26n	DQ19R/DIFFIO_TX_R32n	J7	SLIDE_SW0

HSMB_RX p15	U6	DQS14R/DIFFIO_RX_R25p	DQS18R/DIFFIO_RX_R31p	K6	ETH_MDC2
HSMB_RX n15	U5	DQS14R/DIFFIO_RX_R25n	DQS18R/DIFFIO_RX_R31n	K5	ETH_MDIO2
HSMB_RX p13	R6	DQS15R/DIFFIO_RX_R26p	DQS19R/DIFFIO_RX_R32p	J6	ETH_MDC1
HSMB_RX n13	R5	DQS15R/DIFFIO_RX_R26n	DQS19R/DIFFIO_RX_R32n	J5	ETH_MDIO1

HSMB_RX p14	R7	DQ16R/DIFFIO_RX_R27p			
HSMB_RX n14	P6	DQ16R/DIFFIO_RX_R27n			
HSMB_TX p11	N9	DQ16R/DIFFIO_TX_R27p			
HSMB_TX n11	N8	DQ16R/DIFFIO_TX_R27n			
HSMB_TX p15	T10	DQ17R/DIFFIO_TX_R28p			
HSMB_TX n15	R10	DQ17R/DIFFIO_TX_R28n			
HSMB_TX p12	R9	DQ17R/DIFFIO_TX_R29p			
HSMB_TX n12	R8	DQ17R/DIFFIO_TX_R29n			

HSMB_RX p11	N6	DQS16R/DIFFIO_RX_R28p			
HSMB_RX n11	N5	DQS16R/DIFFIO_RX_R28n			
HSMB_RX p12	M6	DQS17R/DIFFIO_RX_R29p			
HSMB_RX n12	L5	DQS17R/DIFFIO_RX_R29n			

EP4SGX230KF40\_F1517  
0.4 Preliminary

 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title <b>ALTERA DE4 Board</b>		
Size <b>B</b>	Document Number <b>FPGA Bank 5 &amp; 6</b>	Rev <b>1.0</b>
Date: <b>Friday, March 16, 2012</b>	Sheet <b>33</b>	of <b>43</b>

M2\_DDR2\_A[15..0]  
M2\_DDR2\_BA[2..0]  
M2\_DDR2\_DQ[63..0]  
M2\_DDR2\_DQS\_p[7..0]  
M2\_DDR2\_DM[7..0]

M2\_DDR2\_CS\_n[1..0]  
M2\_DDR2\_CLK\_p[1..0]  
M2\_DDR2\_CLK\_n[1..0]  
M2\_DDR2\_CKE[1..0]  
M2\_DDR2\_SA[1..0]  
M2\_DDR2\_ODT[1..0]  
M2\_DDR2\_DQS\_n[7..0]

U17G

Stratix IV GX Bank 7

Bank 7A

M2_DDR2_A7	N13	DQ1T/DIFFOUT_T1p	DQ5T/DIFFOUT_T13p
M2_DDR2_A15	M13	DQ1T/DIFFOUT_T1n	DQ5T/DIFFOUT_T13n
M2_DDR2_A3	R14	DQ1T/DIFFOUT_T3p	DQ5T/DIFFOUT_T15p
M2_DDR2_A12	N15	DQ1T/DIFFOUT_T3n	DQ5T/DIFFOUT_T15n
M2_DDR2_A9	M14	DQ2T/DIFFOUT_T5p	DQ6T/DIFFOUT_T17p
M2_DDR2_CKE1	K12	DQ2T/DIFFOUT_T5n	DQ6T/DIFFOUT_T17n
M2_DDR2_A11	K14	DQ2T/DIFFIO_RX_T3p	DQ6T/DIFFIO_RX_T9p
M2_DDR2_A14	L14	DQ2T/DIFFIO_RX_T3n	DQ6T/DIFFIO_RX_T9n
M2_DDR2_DQ4	K12	DQ3T/DIFFOUT_T7p	DQ7T/DIFFOUT_T27p
M2_DDR2_DQ5	J13	DQ3T/DIFFOUT_T7n	DQ7T/DIFFOUT_T27n
M2_DDR2_DM0	H14	DQ3T/DIFFOUT_T9p	DQ9T/DIFFOUT_T29p
M2_DDR2_DQ6	G14	DQ3T/DIFFOUT_T9n	DQ9T/DIFFOUT_T29n
M2_DDR2_DQ0	F12	DQ4T/DIFFOUT_T11p	DQ10T/DIFFOUT_T31p
M2_DDR2_DQ7	D13	DQ4T/DIFFOUT_T11n	DQ10T/DIFFOUT_T31n
M2_DDR2_DQ3	F14	DQ4T/DIFFIO_RX_T6p	DQ10T/DIFFIO_RX_T16p
M2_DDR2_DQ2	E14	DQ4T/DIFFIO_RX_T6n	DQ10T/DIFFIO_RX_T16n
M2_DDR2_DQ1	H13	DQ5T/DIFFIO_RX_T4p	DQ11T/DIFFIO_RX_T14p
OTG_D27	G13	DQ5T/DIFFIO_RX_T4n	DQ11T/DIFFIO_RX_T14n
M2_DDR2_DQS_p0	F13	DQ5T/DIFFIO_RX_T4p	DQ11T/DIFFIO_RX_T14p
M2_DDR2_DQS_n0	E13	DQ5T/DIFFIO_RX_T4n	DQ11T/DIFFIO_RX_T14n

Bank 7B

M2_DDR2_DQ21	E16	DQ7T/DIFFOUT_T21p	DQ9T/DIFFOUT_T27p
M2_DDR2_DM2	G15	DQ7T/DIFFOUT_T21n	DQ9T/DIFFOUT_T27n
M2_DDR2_DQ18	F15	DQ7T/DIFFOUT_T23p	DQ9T/DIFFOUT_T29p
M2_DDR2_DQ23	G17	DQ7T/DIFFOUT_T23n	DQ9T/DIFFOUT_T29n
M2_DDR2_DQ19	D16	DQ8T/DIFFOUT_T25p	DQ10T/DIFFOUT_T31p
M2_DDR2_DQ17	A16	DQ8T/DIFFOUT_T25n	DQ10T/DIFFOUT_T31n
M2_DDR2_DQ20	C16	DQ8T/DIFFIO_RX_T13p	DQ10T/DIFFIO_RX_T16p
M2_DDR2_DQ16	B16	DQ8T/DIFFIO_RX_T13n	DQ10T/DIFFIO_RX_T16n
M2_DDR2_DQ22	G16	DQ9T/DIFFIO_RX_T11p	DQ11T/DIFFIO_RX_T14p
OTG_A17	F16	DQ9T/DIFFIO_RX_T11n	DQ11T/DIFFIO_RX_T14n
M2_DDR2_DQS_p2	D15	DQ9T/DIFFIO_RX_T11p	DQ11T/DIFFIO_RX_T14p
M2_DDR2_DQS_n2	C15	DQ9T/DIFFIO_RX_T11n	DQ11T/DIFFIO_RX_T14n

Bank 7C

M2_DDR2_DM3	F17	DQ11T/DIFFOUT_T33p	DQ13T/DIFFOUT_T39p
M2_DDR2_DQ24	C17	DQ11T/DIFFOUT_T33n	DQ13T/DIFFOUT_T39n
M2_DDR2_DQ29	D18	DQ11T/DIFFOUT_T35p	DQ13T/DIFFOUT_T41p
M2_DDR2_DQ28	C18	DQ11T/DIFFOUT_T35n	DQ13T/DIFFOUT_T41n
M2_DDR2_DQ30	F20	DQ12T/DIFFOUT_T37p	DQ14T/DIFFOUT_T43p
M2_DDR2_DQ31	G20	DQ12T/DIFFOUT_T37n	DQ14T/DIFFOUT_T43n
M2_DDR2_DQ27	G19	DQ12T/DIFFIO_RX_T19p	DQ14T/DIFFIO_RX_T21p
M2_DDR2_DQ26	F19	DQ12T/DIFFIO_RX_T19n	DQ14T/DIFFIO_RX_T21n
M2_DDR2_DQ25	E17	DQ13T/DIFFIO_RX_T17p	DQ15T/DIFFIO_RX_T23p
OTG_A16	D17	DQ13T/DIFFIO_RX_T17n	DQ15T/DIFFIO_RX_T23n
M2_DDR2_DQS_p3	G18	DQ13T/DIFFIO_RX_T17p	DQ15T/DIFFIO_RX_T23p
M2_DDR2_DQS_n3	F18	DQ13T/DIFFIO_RX_T17n	DQ15T/DIFFIO_RX_T23n

EP4SGX230KF40\_F1517  
0.4 Preliminary

A10	M2_DDR2_A8
C11	M2_DDR2_A5
D11	M2_DDR2_CKE0
B10	M2_DDR2_BA2
C12	M2_DDR2_BA0
C13	M2_DDR2_A4
B13	M2_DDR2_CS_n1
A13	M2_DDR2_CAS_n
B11	M2_DDR2_A1
A11	M2_DDR2_A6
D14	M2_DDR2_A2
C14	M2_DDR2_BA1
B14	M2_DDR2_A0
A14	M2_DDR2_ODT1
K15	M2_DDR2_SCL
J15	M2_DDR2_SDA

M2\_DDR2\_DQ58 C27  
M2\_DDR2\_DQ59 D27  
M2\_DDR2\_DQ61 A28  
M2\_DDR2\_DQ60 A27  
M2\_DDR2\_DQ63 B31  
M2\_DDR2\_DQ57 A31  
M2\_DDR2\_DQ56 C29  
M2\_DDR2\_DM7 C30

M2\_DDR2\_DQS\_p7 C28  
M2\_DDR2\_DQS\_n7 B28  
M2\_DDR2\_DQ62 B29  
OTG\_A10 A29

M2\_DDR2\_DM6 D28  
M2\_DDR2\_DQ48 F27  
M2\_DDR2\_DQ50 F28  
M2\_DDR2\_DQ54 E28  
M2\_DDR2\_DQ49 G27  
M2\_DDR2\_DQ52 H26  
M2\_DDR2\_DQ53 J26  
M2\_DDR2\_DQ55 G29

M2\_DDR2\_DQS\_p6 E29  
M2\_DDR2\_DQS\_n6 D29  
M2\_DDR2\_DQ51 H28  
OTG\_A14 G28

M2\_DDR2\_DQ35 J25  
M2\_DDR2\_DQ38 M24  
M2\_DDR2\_DQ34 K24  
M2\_DDR2\_DQ39 J24  
M2\_DDR2\_DQ33 M23  
M2\_DDR2\_DQ32 N22  
M2\_DDR2\_DQ37 P22  
M2\_DDR2\_DQ36 R22

M2\_DDR2\_DQS\_p4 L23  
M2\_DDR2\_DQS\_n4 K23  
M2\_DDR2\_DM4 P23  
OTG\_A8 N23

FSM\_A8 M21  
FLASH\_WE\_n R20  
FLASH\_OE\_n N21  
FSM\_D12 M22  
FSM\_A1 G22  
FSM\_A7 K22  
FSM\_A6 J22  
FSM\_A4 H22

FSM\_A18 D24  
FSM\_A15 C24  
FSM\_A9 J23  
FSM\_A5 H23

U17H

Stratix IV GX Bank 8

Bank 8A

DQ21T/DIFFOUT_T80p	DQ25T/DIFFOUT_T92p
DQ21T/DIFFOUT_T80n	DQ25T/DIFFOUT_T92n
DQ21T/DIFFIO_RX_T40p	DQ25T/DIFFIO_RX_T46p
DQ21T/DIFFIO_RX_T40n	DQ25T/DIFFIO_RX_T46n
DQ22T/DIFFOUT_T82p	DQ26T/DIFFOUT_T94p
DQ22T/DIFFOUT_T82n	DQ26T/DIFFOUT_T94n
DQ22T/DIFFOUT_T84p	DQ26T/DIFFOUT_T96p
DQ22T/DIFFOUT_T84n	DQ26T/DIFFOUT_T96n

DQS21T/DIFFIO_RX_T41p	DQS25T/DIFFIO_RX_T47p
DQS21T/DIFFIO_RX_T41n	DQS25T/DIFFIO_RX_T47n
DQS22T/DIFFIO_RX_T42p	RUP8A/DQS26T/DIFFIO_RX_T48p
DQS22T/DIFFIO_RX_T42n	RDN8A/DQS26T/DIFFIO_RX_T48n

DQ23T/DIFFOUT_T86p	DIFFIO_RX_T39p
DQ23T/DIFFOUT_T86n	DIFFIO_RX_T39n
DQ23T/DIFFIO_RX_T43p	
DQ23T/DIFFIO_RX_T43n	
DQ24T/DIFFOUT_T88p	DIFFOUT_T78p
DQ24T/DIFFOUT_T88n	DIFFOUT_T78n
DQ24T/DIFFOUT_T90p	
DQ24T/DIFFOUT_T90n	

Bank 8B

DQ17T/DIFFOUT_T66n	DQ19T/DIFFOUT_T72n
DQ17T/DIFFOUT_T66p	DQ19T/DIFFOUT_T72p
DQ17T/DIFFIO_RX_T33p	DQ19T/DIFFIO_RX_T36p
DQ17T/DIFFIO_RX_T33n	DQ19T/DIFFIO_RX_T36n
DQ18T/DIFFOUT_T68n	DQ20T/DIFFOUT_T74n
DQ18T/DIFFOUT_T68p	DQ20T/DIFFOUT_T74p
DQ18T/DIFFOUT_T70n	DQ20T/DIFFOUT_T76n
DQ18T/DIFFOUT_T70p	DQ20T/DIFFOUT_T76p

DQS17T/DIFFIO_RX_T34p	DQS19T/DIFFIO_RX_T37p
DQS17T/DIFFIO_RX_T34n	DQS19T/DIFFIO_RX_T37n
DQS18T/DIFFIO_RX_T35p	DQS20T/DIFFIO_RX_T38p
DQS18T/DIFFIO_RX_T35n	DQS20T/DIFFIO_RX_T38n

Bank 8C

DQ14T/DIFFOUT_T56p	DQ16T/DIFFOUT_T62p
DQ14T/DIFFOUT_T56n	DQ16T/DIFFOUT_T62n
DQ14T/DIFFOUT_T58p	DQ16T/DIFFOUT_T64p
DQ14T/DIFFOUT_T58n	DQ16T/DIFFOUT_T64n
DQ15T/DIFFOUT_T60p	
DQ15T/DIFFOUT_T60n	
DQ15T/DIFFIO_RX_T30p	DQS16T/DIFFIO_RX_T32p
DQ15T/DIFFIO_RX_T30n	DQS16T/DIFFIO_RX_T32n

DQS14T/DIFFIO_RX_T29p	DIFFIO_RX_T27p
DQS14T/DIFFIO_RX_T29n	DIFFIO_RX_T27n
DQS15T/DIFFIO_RX_T31p	DIFFIO_RX_T28p
DQS15T/DIFFIO_RX_T31n	DIFFIO_RX_T28n

EP4SGX230KF40\_F1517  
0.4 Preliminary

L25 OTG\_A7  
K28 OTG\_A9  
L26 OTG\_D31  
K26 OTG\_A1  
M25 OTG\_A6  
N25 OTG\_A3  
P25 OTG\_A2  
M27 OTG\_D29

K27 OTG\_D30  
J27 OTG\_A11  
P26 OTG\_A12  
N26 OTG\_A13

G26 OTG\_A12  
F26 OTG\_A13  
P24 OTG\_A5  
R24 OTG\_A4


OTG\_D[31..0]  
OTG\_A[17..1]


D25 M2\_DDR2\_DQ46  
G25 M2\_DDR2\_DQ40  
G24 M2\_DDR2\_DQ44  
F24 M2\_DDR2\_DQ45  
B25 M2\_DDR2\_DM5  
C25 M2\_DDR2\_DQ41  
D26 M2\_DDR2\_DQ47  
A26 M2\_DDR2\_DQ42

F25 M2\_DDR2\_DQS\_p5  
E25 M2\_DDR2\_DQS\_n5  
C26 M2\_DDR2\_DQ43  
B26 OTG\_A15

E22 FLASH\_CLK  
D22 FSM\_A21  
G23 FSM\_A2  
F23 FLASH\_CE\_n  
E23 FSM\_A22  
D23 FSM\_A17

D21 FLASH\_RESET\_n  
C22 FSM\_A25  
A25 FSM\_A3  
A24 FSM\_A16

 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title <b>ALTERA DE4 Board</b>		
Size B	Document Number FPGA Bank 7 & 8	Rev 1.0
Date: Friday, March 16, 2012	Sheet 34	of 43



Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
ALTERA DE4 Board		
Size	Document Number	Rev
B	FPGA Bank Configuration	1.0
Date:	Friday, March 16, 2012	Sheet 35 of 43



PCIE RX n[7..0]  
PCIE RX n[7..0]

PCIE RX p0 AU38  
PCIE RX n0 AU39  
PCIE RX p1 AR38  
PCIE RX n1 AR39  
PCIE RX p2 AJ38  
PCIE RX n2 AJ39  
PCIE RX p3 AG38  
PCIE RX n3 AG39

PCIE REFCLK p AN38  
PCIE REFCLK n AN39  
AL38  
AL39

PCIE RX p4 AE38  
PCIE RX n4 AE39  
PCIE RX p5 AC38  
PCIE RX n5 AC39  
PCIE RX p6 U38  
PCIE RX n6 U39  
PCIE RX p7 R38  
PCIE RX n7 R39

AA38  
AA39  
W38  
W39

HSMA GXB RX p[3..0]  
HSMA GXB RX n[3..0]

HSMA GXB RX p0 N38  
HSMA GXB RX n0 N39  
HSMA GXB RX p1 L38  
HSMA GXB RX n1 L39  
HSMA GXB RX p2 E38  
HSMA GXB RX n2 E39  
HSMA GXB RX p3 C38  
HSMA GXB RX n3 C39

HSMA REFCLK p J38  
HSMA REFCLK n J39  
G38  
G39

SATA HOST RX p[1..0]  
SATA HOST RX n[1..0]

SATA DEVICE RX p0 AU2  
SATA DEVICE RX n0 AU1  
SATA HOST RX p0 AR2  
SATA HOST RX n0 AR1  
SATA DEVICE RX p1 AJ2  
SATA DEVICE RX n1 AJ1  
SATA HOST RX p1 AG2  
SATA HOST RX n1 AG1

SATA REFCLK p AN2  
SATA REFCLK n AN1  
AL2  
AL1

HSMB GXB RX p0 AE2  
HSMB GXB RX n0 AE1  
HSMB GXB RX p1 AC2  
HSMB GXB RX n1 AC1  
HSMB GXB RX p2 U2  
HSMB GXB RX n2 U1  
HSMB GXB RX p3 R2  
HSMB GXB RX n3 R1

HSMB REFCLK p AA2  
HSMB REFCLK n AA1  
SMA GXBCLK p W2  
SMA GXBCLK n W1

HSMB GXB RX p[7..0]  
HSMB GXB RX n[7..0]

HSMB GXB RX p4 N2  
HSMB GXB RX n4 N1  
HSMB GXB RX p5 L2  
HSMB GXB RX n5 L1  
HSMB GXB RX p6 E2  
HSMB GXB RX n6 E1  
HSMB GXB RX p7 C2  
HSMB GXB RX n7 C1

U17P

### Stratix IV GX Transceivers

#### Bank QL0

GXB\_RX\_L0p  
GXB\_RX\_L0n  
GXB\_RX\_L1p  
GXB\_RX\_L1n  
GXB\_RX\_L2p  
GXB\_RX\_L2n  
GXB\_RX\_L3p  
GXB\_RX\_L3n  
GXB\_RX\_L3n

GXB\_TX\_L0p  
GXB\_TX\_L0n  
GXB\_TX\_L1p  
GXB\_TX\_L1n  
GXB\_TX\_L2p  
GXB\_TX\_L2n  
GXB\_TX\_L3p  
GXB\_TX\_L3n

GXB\_CMUTX\_L0p  
GXB\_CMUTX\_L0n  
GXB\_CMUTX\_L1p  
GXB\_CMUTX\_L1n

#### Bank QL1

GXB\_RX\_L4p  
GXB\_RX\_L4n  
GXB\_RX\_L5p  
GXB\_RX\_L5n  
GXB\_RX\_L6p  
GXB\_RX\_L6n  
GXB\_RX\_L7p  
GXB\_RX\_L7n

GXB\_TX\_L4p  
GXB\_TX\_L4n  
GXB\_TX\_L5p  
GXB\_TX\_L5n  
GXB\_TX\_L6p  
GXB\_TX\_L6n  
GXB\_TX\_L7p  
GXB\_TX\_L7n

GXB\_CMUTX\_L2p  
GXB\_CMUTX\_L2n  
GXB\_CMUTX\_L3p  
GXB\_CMUTX\_L3n

#### Bank QL2

GXB\_RX\_L8p  
GXB\_RX\_L8n  
GXB\_RX\_L9p  
GXB\_RX\_L9n  
GXB\_RX\_L10p  
GXB\_RX\_L10n  
GXB\_RX\_L11p  
GXB\_RX\_L11n

GXB\_TX\_L8p  
GXB\_TX\_L8n  
GXB\_TX\_L9p  
GXB\_TX\_L9n  
GXB\_TX\_L10p  
GXB\_TX\_L10n  
GXB\_TX\_L11p  
GXB\_TX\_L11n

GXB\_CMUTX\_L4p  
GXB\_CMUTX\_L4n  
GXB\_CMUTX\_L5p  
GXB\_CMUTX\_L5n

#### Bank QR0

GXB\_RX\_R0p  
GXB\_RX\_R0n  
GXB\_RX\_R1p  
GXB\_RX\_R1n  
GXB\_RX\_R2p  
GXB\_RX\_R2n  
GXB\_RX\_R3p  
GXB\_RX\_R3n

GXB\_TX\_R0p  
GXB\_TX\_R0n  
GXB\_TX\_R1p  
GXB\_TX\_R1n  
GXB\_TX\_R2p  
GXB\_TX\_R2n  
GXB\_TX\_R3p  
GXB\_TX\_R3n

GXB\_CMUTX\_R0p  
GXB\_CMUTX\_R0n  
GXB\_CMUTX\_R1p  
GXB\_CMUTX\_R1n

#### Bank QR1

GXB\_RX\_R4p  
GXB\_RX\_R4n  
GXB\_RX\_R5p  
GXB\_RX\_R5n  
GXB\_RX\_R6p  
GXB\_RX\_R6n  
GXB\_RX\_R7p  
GXB\_RX\_R7n

GXB\_TX\_R4p  
GXB\_TX\_R4n  
GXB\_TX\_R5p  
GXB\_TX\_R5n  
GXB\_TX\_R6p  
GXB\_TX\_R6n  
GXB\_TX\_R7p  
GXB\_TX\_R7n

GXB\_CMUTX\_R2p  
GXB\_CMUTX\_R2n  
GXB\_CMUTX\_R3p  
GXB\_CMUTX\_R3n

#### Bank QR2

GXB\_RX\_R8p  
GXB\_RX\_R8n  
GXB\_RX\_R9p  
GXB\_RX\_R9n  
GXB\_RX\_R10p  
GXB\_RX\_R10n  
GXB\_RX\_R11p  
GXB\_RX\_R11n

GXB\_TX\_R8p  
GXB\_TX\_R8n  
GXB\_TX\_R9p  
GXB\_TX\_R9n  
GXB\_TX\_R10p  
GXB\_TX\_R10n  
GXB\_TX\_R11p  
GXB\_TX\_R11n

GXB\_CMUTX\_R4p  
GXB\_CMUTX\_R4n  
GXB\_CMUTX\_R5p  
GXB\_CMUTX\_R5n

2.00K R210 AW38  
2.00K R261 A34

EP4SGX230KF40\_F1517  
0.4 Preliminary

RREF\_L0  
RREF\_L1  
RREF\_R0  
RREF\_R1  
AW2 R204 2.00K  
A6 R263 2.00K

AT36 PCIE TX p0  
AT37 PCIE TX n0  
AP36 PCIE TX p1  
AP37 PCIE TX n1  
AH36 PCIE TX p2  
AH37 PCIE TX n2  
AF36 PCIE TX p3  
AF37 PCIE TX n3

AM36  
AM37  
AK36  
AK37

AD36 PCIE TX p4  
AD37 PCIE TX n4  
AB36 PCIE TX p5  
AB37 PCIE TX n5  
T36 PCIE TX p6  
T37 PCIE TX n6  
P36 PCIE TX p7  
P37 PCIE TX n7

Y36  
Y37  
V36  
V37

M36 HSMA GXB TX p0  
M37 HSMA GXB TX n0  
K36 HSMA GXB TX p1  
K37 HSMA GXB TX n1  
D36 HSMA GXB TX p2  
D37 HSMA GXB TX n2  
B36 HSMA GXB TX p3  
B37 HSMA GXB TX n3

H36  
H37  
F36  
F37

AT4 SATA DEVICE TX p0  
AT3 SATA DEVICE TX n0  
AP4 SATA HOST TX p0  
AP3 SATA HOST TX n0  
AH4 SATA DEVICE TX p1  
AH3 SATA DEVICE TX n1  
AF4 SATA HOST TX p1  
AF3 SATA HOST TX n1

AM4  
AM3  
AK4  
AK3

AD4 HSMB GXB TX p0  
AD3 HSMB GXB TX n0  
AB4 HSMB GXB TX p1  
AB3 HSMB GXB TX n1  
T4 HSMB GXB TX p2  
T3 HSMB GXB TX n2  
P4 HSMB GXB TX p3  
P3 HSMB GXB TX n3

Y4  
Y3  
V4  
V3

M4 HSMB GXB TX p4  
M3 HSMB GXB TX n4  
K4 HSMB GXB TX p5  
K3 HSMB GXB TX n5  
D4 HSMB GXB TX p6  
D3 HSMB GXB TX n6  
B4 HSMB GXB TX p7  
B3 HSMB GXB TX n7

H4  
H3  
F4  
F3

PCIE TX p[7..0]  
PCIE TX n[7..0]


HSMA GXB TX p[3..0]  
HSMA GXB TX n[3..0]



SATA HOST TX p[1..0]  
SATA HOST TX n[1..0]




SATA DEVICE TX p[1..0]  
SATA DEVICE TX n[1..0]


HSMB GXB TX p[7..0]  
HSMB GXB TX n[7..0]


set the REFCLK to LVDS I/O Standard


 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title <b>ALTERA DE4 Board</b>		
Size B	Document Number FPGA Bank QRL	Rev 1.0
Date: Friday, March 16, 2012	Sheet 36	of 43














 Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
ALTERA DE4 Board		
Size	Document Number	Rev
A	EERPOM	1.0
Date:	Friday, March 16, 2012	Sheet 41 of 43







## USER LEDS





## USER PUSH BUTTON



## DIP SWITCH





		Copyright (c) 2007 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title			
ALTERA DE4 Board			
Size	Document Number		Rev
A	SD Card		1.0
Date:	Friday, March 16, 2012	Sheet	43 of 43