

ALTERA Stratix IV Development & Education Board (DE4)


SCHEMATIC	CONTENT	PAGE
01 TOP	Cover Page, Placement, TOP	01 ~ 03
02 Clock Circuitry	Clock Generator, Clock Network, SMA Circuit	04 ~ 07
03 Ethernet	10/100/1000 Quad Gigabit Ethernet Transceiver	08 ~ 11
04 Expansion Port	HSMA, HSMB, GPIO	12 ~ 13
06 Memory	DDR2 SO-DIMM, Flash, SSRAM	17 ~ 20
07 PCIE & SATA	PCI Express, SATA Interface	21 ~ 22
08 Power	Power Circuitry	23 ~ 30
09 S4GX230F1517	Stratix IV GX FPGA Banks	31 ~ 39
10 USB Hi-Speed	USB 2.0 High Speed OTG Controller	40
11 USER IO	LED, Switch, 7-SEG, SD Card, EEPROM	41 ~ 43


REV	DATE	DESCRIPTION
а	2010.06.14	Initial Version
b	2010.08.20	Change Flash Part Number


Copyright (c) 2007 by Tersalo Technologies br. Talwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Tersalo.									
Title	ALTERA DE4 Board								
Size	Document Number					Rev			
В	Cover Page				1.0				
Date:	Friday, March 16, 2012	Sheet	1	of	43				















































PCle x8 Edge Connector





PCI Express x8


Friday, March 16, 2012


Sheet


1.0





























HSMB TX p[16..0] HSMB TX n[16..0] GPIO0_D[35..0] HSMB_RX_p[16..0] GPIO1 DI35..01 HSMB_RX_n[16..0] HSMB_D[3..0] 1117F Stratix IV GX Bank 5 U17F Stratix IV GX Bank 6 Bank 5A AK9 GPIO1_D22 AL9 GPIO1_D21 Bank 6A DQ1R/DIFFIO TX R2p DQ5R/DIFFIO TX R8p HSMB_TX_p5 HSMB_TX_p0 DQ1R/DIFFIO_TX_R2n DQ5R/DIFFIO_TX_R8n DQ20R/DIFFIO_TX_R33p DQ24R/DIFFIO_TX_R39p DQ5R/DIFFIO_TX_R9p
DQ5R/DIFFIO_TX_R9p
DQ5R/DIFFIO_TX_R9n
DQ6R/DIFFIO_TX_R10p
AV5 GPIO0_D6
AV4 GPIO1_D2 DQ1R/DIFFIO_TX_R3p DQ20R/DIFFIO_TX_R33n DQ24R/DIFFIO_TX_R39n K8 HSMB_OUT_p1 DQ1R/DIFFIO TX R3r DQ20R/DIFFIO TX R34n DQ24R/DIFFIO TX R40p HSMB_OUT_n1 DO24R/DIFFIO TX R40n DO2R/DIFFIO RX R4n DO20R/DIFFIO TX R34n DQ6R/DIFFIO_RX_R10n AW4 GFIO1_D2 DQ2R/DIFFIO_RX_R4n DQ21R/DIFFIO_RX_R35p DQ25R/DIFFIO_RX_R41p DQ2R/DIFFIO_TX_R4p DQ6R/DIFFIO TX R10p DQ21R/DIFFIO RX R35n DQ25R/DIFFIO_RX_R41n P13 DQ21R/DIFFIO_TX_R35p DQ21R/DIFFIO_TX_R35p DQ21R/DIFFIO_TX_R35n M11 HSMB_TX_p1 AH12 AJ10 GPIO1_D24 DQ25R/DIFFIO_TX_R41p DQ25R/DIFFIO_TX_R41n DQ2R/DIFFIO_TX_R4n DQ6R/DIFFIO_TX_R10n GPIO1 D4 DQS1R/DIFFIO RX R2p DQS5R/DIFFIO RX R8p D8 HSMB_RX_p3
C8 HSMB_RX_n3
D5 HSMB_RX_p0 AU7 GPIO1_D12 AT6 GPIO1_D11 DQSn1R/DIFFIO RX R2n DQSn5R/DIFFIO RX R8n DQS20R/DIFFIO RX R34p DQS24R/DIFFIO_RX_R40p DOS2R/DIFFIO RX R3n DQS6R/DIFFIO RX R9p DQSn20R/DIFFIO_RX_R34n DQSn24R/DIFFIO_RX_R40n DQS21R/DIFFIO RX R36p DQS25R/DIFFIO RX R42p DOSn2R/DIFFIO RX R3n DOSn6R/DIFFIO RX R9n C5 HSMB RX nC DQSn21R/DIFFIO RX R36n DQSn25R/DIFFIO RX R42n AE13 GPIO1_D31 AE12 GPIO1_D34 AD13 GPIO0_D35 GPIO1_D30 DQ3R/DIFFIO_TX_R5p DQ7R/DIFFIO_TX_R11p N12 HSMB_TX_p3
M12 HSMB_TX_n3
K10 HSMB_TX_p1 DQ26R/DIFFIO_TX_R42p DQ22R/DIFFIO_TX_R36p DO3R/DIFFIO TX R5n DQ7R/DIFFIO TX R11n AN9 R11 DQ7R/DIFFIO TX R12p DQ22R/DIFFIO_TX_R36n DQ22R/DIFFIO_TX_R37p DQ26R/DIFFIO_TX_R42p DQ26R/DIFFIO_TX_R42p DQ26R/DIFFIO_TX_R43p DO3R/DIFFIO TX R6n ΔPQ AD12 GPIO0_D34 DQ3R/DIFFIO TX R6n DQ7R/DIFFIO TX R12n F10 DQ22R/DIFFIO_TX_R37n DQ4R/DIFFIO_RX_R7p DQ26R/DIFFIO_TX_R43n AR5 GPIO1 D13 DQ4R/DIFFIO_RX_R7n DQS7R/DIFFIO_RX_R11p E10 DQ23R/DIFFIO_RX_R38p DQ23R/DIFFIO_RX_R38n D10 HSMB_RX_p1 C10 HSMB_RX_n1 AN7 AT5 GPIO0_D10 DOS26R/DIFFIO RX R43p DQ4R/DIFFIO TX R7n DOSn7R/DIFFIO RX R11r M10 DQ23R/DIFFIO_TX_R38p DQ23R/DIFFIO_TX_R38n AP7 DQSn26R/DIFFIO RX R43n DQ4R/DIFFIO TX R7n RUP5A/DIFFIO_RX_R1p RDN5A/DIFFIO_RX_R1n AW7 GPIO0_D9 AL10 GPIO0_D18 DQS3R/DIFFIO_RX_R5p HSMB_RX_p10 HSMB_RX_p9 SLIDE SW[3..0] DOSn3R/DIFFIO RX R5n DOS22R/DIFFIO RX R37n DIFFIO RX R33n A/DIFFIO_RX_K1n DIFFIO_TX_R1p DIFFIO_TX_R1p DIFFIO_RX_R12p DIFFIO_RX_R12p DIFFIO_RX_R12p DIFFIO_RX_R12p DQS4R/DIFFIO_RX_R6p DQSn22R/DIFFIO_RX_R37n DIFFIO_RX_R33n H10 HSMB AU8 BUTTONI3..01 D7 DIFFIO_TX_R44p DQSn4R/DIFFIO RX R6n DQS23R/DIFFIO RX R39p G10 HSMB_D2 C7 DQS23R/DIFFIO_RX_R39n DIFFIO_TX_R44n SW[7..0] DIFFIO RX R12n RUP6A/DIFFIO_RX_R44p C6 HSMB D3 RDN6A/DIFFIO_RX_R44n ETH MDIOI3..1 Bank 5C AG8 BUTTON3 ETH MDC(3 1) Bank 6C DQ8R/DIFFIO_TX_R13p DQ8R/DIFFIO_TX_R13n DQ12R/DIFFIO_TX_R19p DQ12R/DIFFIO_TX_R19n AHA SMB_TX_p16 V/12 NR FTH MDIO3 DQ14R/DIFFIO TX R24p DQ18R/DIFFIO RX R30p DQ12R/DIFFIO_TX_R20p AB10 S DQ8R/DIFFIO_TX_R14p DQ14R/DIFFIO_TX_R24n DQ18R/DIFFIO_RX_R30n DQ8R/DIFFIO_TX_R14n DQ12R/DIFFIO_TX_R20n DQ14R/DIFFIO_RX_R24p DQ18R/DIFFIO_TX_R30p AN6 AG6 SW W7 M7 DQ13R/DIFFIO_RX_R21p DQ13R/DIFFIO_RX_R21n AB13 SW0 U10 DQ14R/DIFFIO_RX_R24n T9 DQ15R/DIFFIO_TX_R25p DQ15R/DIFFIO_TX_R25n DO9R/DIFFIO RX R15n DQ18R/DIFFIQ TX R30n L8 HSMB_OUT0 DO9R/DIFFIO RX R15n DO19R/DIFFIO TX R31p DQ13R/DIFFIO_TX_R21p AB12 SW1 DQ9R/DIFFIO_TX_R15p DQ19R/DIFFIO_TX_R31n AE10 V10 DQ9R/DIFFIO_TX_R15n DQ13R/DIFFIO_TX_R21n DQ15R/DIFFIO_TX_R26p DQ19R/DIFFIO_TX_R32p AB9 SW4 AC8 SW5 DQ15R/DIFFIO TX R26n DQ19R/DIFFIO_TX_R32n **GPIO1 D14** DQS12R/DIFFIO_RX_R19p DQS8R/DIFFIO RX R13p V6
U5
DQ\$14R/DIFFIO_RX_R25p
DQ\$14R/DIFFIO_RX_R25n ETH MDC: DQSn12R/DIFFIO_RX_R19n AH6 SW6 DQS18R/DIFFIO_RX_R31p K5 ETH_MI DQSn8R/DIFFIO RX R13n AM6 DQS13R/DIFFIO_RX_R20p DQS9R/DIFFIO RX R14p DQSn18R/DIFFIO_RX_R31n AH5 BUTTONO DQSn9R/DIFFIO_RX_R14n DQSn13R/DIFFIO_RX_R20n DOS19R/DIFFIO RX R32n DQSn15R/DIFFIO RX R26n DQSn19R/DIFFIO RX R32n GPIO0 D29 DQ10R/DIFFIO TX R16p DQ10R/DIFFIO_TX_R16n DQ16R/DIFFIO_RX_R27p HSMB_RX_n14 HSMB_TX_p11 DQ10R/DIFFIO TX R17p DQ16R/DIFFIO RX R27r AG9 DQ10R/DIFFIO TX R17n DO16R/DIFFIO TX R27p A.16 DQ11R/DIFFIO RX R18p DQ16R/DIFFIO TX R27n AJ5 AD10 R10 DQ17R/DIFFIO_TX_R28p DQ11R/DIFFIO_RX_R18n R9 DQ17R/DIFFIO_TX_R28n DQ11R/DIFFIO_TX_R18p AD9 DQ11R/DIFFIO_TX_R18n DO17R/DIFFIO TX R29p R8 DQ17R/DIFFIO TX R29n DQS10R/DIFFIO_RX_R16p SMB RX p11 DQSn10R/DIFFIO_RX_R16n DOS16R/DIFFIO RX R28n AK6 N5 M6 DOS11R/DIFFIO RX R17p DOSn16R/DIFFIO RX R28r DQSn11R/DIFFIO RX R17n DQS17R/DIFFIO RX R29p DQSn17R/DIFFIO RX R29n EP4SGX230KF40 F1517 EP4SGX230KF40_F1517 0.4 Preliminary 0.4 Preliminary Copyright (c) 2007 by Terasic Technologies Inc. Talwan ALTERA DE4 Board Document Number Size FPGA Bank 5 & 6 1.0 Friday, March 16, 2012 Sheet 33 of

