09/06/2017 VHDL: Bidirectional Bus

(/)

요 <u>=</u> a

Intel FPGA and SoC (/) > Support (/support.html) > Support Resources (/support/support-resources.html) > ... > ... (/support/support-resources/design-examples/design-software/vhdl.html) > VHDL: Bidirectional Bus

VHDL: Bidirectional Bus

This example implements an 8-bit bus that feeds and receives feedback from bidirectional pins.

For more information on using this example in your project, go to:

- How to Use VHDL Examples (/support/support-resources/design-examples/design-software/vhdl.html#using)
- AHDL: Implementing a Bidirectional Bus
- Graphic Editor: Tri-state Buses Connected to a Bidirectional Bus
- Implementing Tri-State Buses in Altera Devices
- MAX+PLUS® II Help

bidir.vhd (Tri-state bus implementation)

```
LIBRARY ieee;
USE ree.sta_Wogic_1164.ALL;
ENTITY bidir IS
    PORT(
        bidir : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0);
        oe, clk : IN STD_LOGIC;
               : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
               : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
        outp
END bidir;
ARCHITECTURE maxpld OF bidir IS
        a : STD_LOGIC_VECTOR (7 DOWNTO 0); -- DFF that stores
SIGNAL
                                             -- value from input.
        b : STD_LOGIC_VECTOR (7 DOWNTO 0); -- DFF that stores
SIGNAL
                                              -- feedback value.
BEGIN
    PROCESS(clk)
    BEGIN
    IF clk = '1' AND clk'EVENT THEN -- Creates the flipflops
        a \le inp;
        outp <= b;
        END IF;
    END PROCESS;
    PROCESS (oe, bidir)
                            -- Behavioral representation
        BEGIN
                                 -- of tri-states.
        IF( oe = '0') THEN
            bidir <= "ZZZZZZZZ"</pre>
            b <= bidir;
        ELSE
            bidir <= a;
            b <= bidir;
        END IF;
    END PROCESS;
END maxpld;
```

Design Examples Disclaimer

These design examples may only be used within Altera Corporation devices and remain the property of Altera. They are being provided on an "as-is" basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness

for a particular purpose, are specifically disclaimed. Altera expressly does not recommend, suggest, or require that these examples be used in combination with any other production provided by Altera.

SITE LINKS:

09/06/2017

About Intel PSG (/about/contact.html)

Privacy (/about/privacy.html)

*Legal (/about/legal.html)

Contact (/about/contact/contact.html)

Careers (/about/life-at-altera/working-at-altera.html)

Press (http://newsroom.altera.com)

CA Supply Chain Act (/about/corporate-social-responsibility/supply-chain-management.html)

REGION:

USA

日本

(https://www.altera.co.jp/support/support-resources/design-examples/design-software/vhdl/v_bidir.html)

中国

(https://www.altera.com.cn/support/supportresources/design-examples/designsoftware/vhdl/v_bidir.html)

HOW ARE WE DOING?

Send Feedback

FOLLOW US ON: