

Issue / Rev.: 1 / 2

Date: 11.05.2020 CI-No.: 15300000

Model: All





Document Approval Sheet

| Document title: | F-FEE - Command / Data Interface Control Document | |
|--|--|------------------|
| Document number: | PLATO-DLR-PL-ICD-0007 | |
| Issue: | 1 | |
| Revision: Date of Rev.: Project Phase: | 2 11.05.2020 Phase B2 | |
| Work package: File name: | PLATO-DLR-PL-ICD-0007_i1.2_F- FEE_CD_ICD.docm | and ~.pdf |
| Classification: | Commercial in confidence | : |
| Prepared by: | (Christophe Cara, CEA) | Date: 11.05.2020 |
| Prepared by: | (Konstantinos Vasiliou, DLR) | Date: 11.05.2020 |
| Prepared by: | (Tony Lavanant, CEA) | Date: 11.05.2020 |
| Released by: | (Alexander Koncz, DLR) | Date: 11.05.2020 |

PLATO - F-FEE - Phase B2



| Approved by: | (S. Rufini, DLR) | Date: 11.05.2020 |
|--------------|---------------------|------------------|
| Approved by: | (J. Fontignie, CEA) | Date: 11.05.2020 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 3/139

PLATO - F-FEE - Phase B2



Table of Contents

| Docume | ent Approval Sheet | 2 |
|---|---|------------------------------|
| Table o | f Contents | 4 |
| List of I | igures | 9 |
| List of T | Tables | 9 |
| Distribu | ıtion List | 11 |
| Docume | ent Change Record | 12 |
| List of A | Acronyms | 14 |
| 1 Do | cuments | 15 |
| 1.1 | Applicable Documents | 15 |
| 1.2 | Reference Documents | 15 |
| 2 Int | roduction | 16 |
| 2.1 | Purpose | 16 |
| 2.2 | Scope | 16 |
| 3 Ge | neral | |
| 3.1 | F-FEE Design Overview | |
| 3.2 | F-FEE Command / Data Interfaces | |
| | ternal RMAP F-FEE Command Interface | |
| 4 Ex | ternai KiviAP F-FEE Command Interrace | 20 |
| 4 Ext | | |
| 4.1 | General SpaceWire RMAP Protocol Definitions | 20 |
| | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure | 20 21 |
| 4.1 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure | 20 21 21 |
| 4.1 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands | 20212121 |
| 4.1 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified | |
| 4.1 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified | |
| 4.1 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read | |
| 4.1 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands | |
| 4.1 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4 RMAP request key field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4 RMAP request key field 5 Initiator Address field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4.2.3.4 Non supported RMAP commands 5 Initiator Address field 6 Transaction Identifier field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4. RMAP request key field 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4 RMAP request key field 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Protocol Definitions General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4 RMAP request key field 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field 9 Data Length field | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4.2.3.4 Non supported RMAP commands 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field 9 Data Length field 4.2.9.1 RMAP request to the critical configuration area | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4.2.3.4 Non supported RMAP commands 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field 9 Data Length field 4.2.9.1 RMAP request to the critical configuration area 4.2.9.2 RMAP request to the general configuration area | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4. RMAP request key field 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field 9 Data Length field 4.2.9.1 RMAP request to the critical configuration area 4.2.9.2 RMAP request to the general configuration area 4.2.9.3 RMAP request to the housekeeping area | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Command Structure 1 Target Logical Address 2 Protocol Identifier 3 Supported RMAP Commands 4.2.3.1 Write acknowledged, verified 4.2.3.2 Write acknowledged, non-verified 4.2.3.3 Read 4.2.3.4 Non supported RMAP commands 4 RMAP request key field 5 Initiator Address field 6 Transaction Identifier field 7 Extended Address field 8 Address field 9 Data Length field 4.2.9.1 RMAP request to the critical configuration area 4.2.9.2 RMAP request to the general configuration area 4.2.9.3 RMAP request to the housekeeping area 4.2.9.4 RMAP request to the Windowing area | |
| 4.1 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 | General SpaceWire RMAP Command Structure .1 Target Logical Address .2 Protocol Identifier .3 Supported RMAP Commands .4.2.3.1 Write acknowledged, verified .4.2.3.2 Write acknowledged, non-verified .4.2.3.3 Read .4.2.3.4 Non supported RMAP commands .4 RMAP request key field .5 Initiator Address field .6 Transaction Identifier field .7 Extended Address field .8 Address field .9 Data Length field .1.2.9.1 RMAP request to the critical configuration area .1.2.9.2 RMAP request to the general configuration area .1.2.9.3 RMAP request to the housekeeping area .1.2.9.4 RMAP request to the Windowing area .1.0 Header CRC | |

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page:

4/139





| PLATO - F-I | EE - | Phase | В2 |
|-------------|------|-------|----|
|-------------|------|-------|----|

| 4.3.1 | Initiator Logical Address field | 24 |
|----------|---|----|
| 4.3.2 | Protocol Identifier | 24 |
| 4.3.3 | Instruction field | 24 |
| 4.3.4 | Status Field | |
| 4.3.5 | Target Logical Address field | |
| 4.3.6 | Transaction Identifier field | |
| 4.3.7 | Data Length Field | |
| 4.3.8 | Header CRC | |
| 4.3.9 | Data CRC | |
| | ummary of all the supported RMAP commands and replies | |
| | ault detection, isolation, and recovery (FDIR) | |
| 4.5.1 | | |
| | 1.1 Write across memory borders | |
| | I.2 Write to unused addresses | |
| | 1.3 Read from unused addresses | |
| | I.4 Invalid RMAP Request Header | |
| | I.5 EEP in Data Field | |
| | I.6 Invalid Data CRC in Request | |
| | 1.7 Invalid Key | |
| | I.8 Invalid Target Address | |
| | I.9 Invalid Protocol ID | |
| | I.10 Invalid Command Code | |
| | I.11 More or Less Data Than Expected I.12 Unsupported Data Length | |
| | 1.13 Invalid Length Alignment | |
| 4.5.2 | | |
| | 2.1 RMAP reply period | |
| | 2.2 Read from unused addresses | |
| | 2.3 Early EOP | |
| | 2.4 Too Much Data in Reply | |
| | 2.5 Wrong Data Length | |
| | 2.6 Invalid Header CRC in Reply | |
| | 2.7 Invalid Data CRC in Reply | |
| 4.5.2 | 2.8 Invalid Target Address | 27 |
| 4.5.2 | 2.9 Invalid Status | 27 |
| 4.5.2 | 2.10 Invalid Transaction ID | 27 |
| | 2.11 Request Repeats | |
| | 2.12 DPU Error Counter | |
| | 2.13 DPU Error Report | |
| 4.6 F- | FEE SpaceWire RMAP Memory Map | 28 |
| 5 Extern | nal F-FEE Data Interface | 28 |
| | ata packet structure | |
| 5.1.1 | Target Logical Address | |
| 5.1.2 | Protocol Identifier | |
| 5.1.3 | Length field | |
| 5.1.4 | Type field | |
| 5.1.5 | Frame counter field | |
| 5.1.6 | Sequence counter field | |
| 5.1.7 | Header CRC | |
| 5.1.8 | Data field | 29 |

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page: 5/139





| PLATO - F-I | EE - | Phase | В2 |
|-------------|------|-------|----|
|-------------|------|-------|----|

| | 5.1.9 | Data CRC | 30 |
|---|--------------|---|-----------|
| | 5.2 | Data Packet | 30 |
| | 5.2.1 | Pixel Data | 31 |
| | | 2.1.1 CCD Pixel | |
| | 5.2 | 2.1.2 Pattern Pixel | |
| | 5.2.2 | | |
| | 5.2.3 | 3 | |
| | | 2.3.1 HK AEB packet | |
| | ے.c 5.2.4 | · ' · · · · · · · · · · · · · · · · · · | |
| | | 2.4.1 Windowing and Windowing pattern modes | |
| | | 2.4.2 Fullimage and Fullimage pattern modes | |
| | | | |
| | 5.3.1 | Fault detection, isolation and recovery (FDIR) Sequence Check failed | 37 |
| | 5.3.1 | ' | |
| | 5.3.3 | | |
| | 5.3.4 | | |
| | | · | |
| | | Physical/Logical mapping of SpW links | |
| 6 | Regi | ster Map | 39 |
| | 6.1 | DEB Register map | 39 |
| | 6.1.1 | DEB Critical Configuration Area | |
| | 6.1.2 | 9 | |
| | 6.1.3 | | |
| | 6.1.4 | 3 1 31 | |
| | 6.1.5 | 5 1 5 | |
| | 6.1.6 | DEB Windowing Area | 5/ |
| | 6.2 | AEB 1-4 Register Map | 60 |
| | 6.2.1 | AEB Critical Configuration Area | |
| | 6.2.2 | 9 | |
| | 6.2.3 | 1 3 | |
| | 6.2.4 | 1 31 | |
| | 6.2.5 | Housekeeping Limits | 93 |
| | 6.3 | Reserved registers | 94 |
| | 6.3.1 | DEB | |
| | 6.3.2 | AEB | 94 |
| 7 | Inter | rnal AEB Command Interface | 95 |
| | 7.1 | Reading the Serial Registers | 95 |
| | | Writing to the Serial Registers | |
| | | F-FEE Command Definition | |
| | 7.3 7.3.1 | | |
| | , | B.1.1 DTC AEB ONOFF | |
| | | 3.1.2 DTC PLL REG | |
| | | 3.1.3 DTC FEE MOD | |
| | | 3.1.4 DTC_IN_MOD | |
| | | 3.1.5 DTC_WDW_SIZ | |
| | 7.3 | 3.1.6 DTC_WDW_IDX | 102 |

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page: 6/

6/139





| | 7.3.1.7 DTC_OVS_PAT | 103 |
|-----|---|-----|
| | 7.3.1.8 DTC_SIZ_PAT | |
| | 7.3.1.9 DTC_TRG_25S | |
| | 7.3.1.10 DTC_SEL_TRG | |
| | 7.3.1.11 DTC_FRM_CNT | |
| | 7.3.1.12 DTC_SEL_SYN | |
| | 7.3.1.13 DTC_RST_CPS | 105 |
| | 7.3.1.14 DTC_25S_DLY | 105 |
| | 7.3.1.15 DTC_TMOD_CONF | 105 |
| | 7.3.1.16 DTC_SPW_CFG | 105 |
| | 7.3.1.17 DTC_DEB_HK | |
| | 7.3.1.18 DEB WINDOW area | |
| | 7.3.2 AEB Command Description | 106 |
| | 7.3.2.1 ATC_RESET | 106 |
| | 7.3.2.1.1 ATC_CTRL_STATE | 106 |
| | 7.3.2.1.2 ATC_CTRL_DAC | 106 |
| | 7.3.2.1.3 ATC_CTRL_ADC | |
| | 7.3.2.1.4 ATC_CTRL_VASP | |
| | 7.3.2.1.5 ATC_SET_PATTERN | |
| | 7.3.2.1.6 ATC_SET_SEQ | |
| | 7.3.2.1.7 ATC_SET_DAC1 | |
| | 7.3.2.1.8 ATC_SET_DAC2 | |
| | 7.3.2.1.9 ATC_SET_AEB | |
| | 7.3.2.1.10 ATC_SET_KEY | |
| | 7.3.2.1.11 ATC_SET_ADC1 | |
| | 7.3.2.1.12 ATC_SET_ADC2 | |
| | 7.3.2.1.13 ATC_GET_VASP_CFG | |
| | 7.3.2.1.14 ATC_GET_ADC1_CFG | |
| | 7.3.2.1.15 ATC_GET_ADC2_CFG | |
| 8 | Internal AEB Image Data Interface | 110 |
| 8.1 | 1 Control Words | 110 |
| 0.7 | 2 Header Data | 112 |
| 8.2 | | |
| | 8.2.1 Housekeeping Header | |
| • | 8.2.2 Image Header | 112 |
| 9 | Operational Modes | 113 |
| 9.1 | 1 Instrument Modes and transitions | 113 |
| 9.2 | | 110 |
| | | |
| 9.3 | | |
| | 9.3.1 Configuration of DEB | |
| | 9.3.2 Configuration of AEBs | 120 |
| | 9.3.2.1 Target mode: AEB_STATE_IMAGE | |
| | 9.3.2.2 Target mode: AEB_STATE_PATTERN | |
| | 9.3.3 Configuration of DEB | |
| | 9.3.3.1 Target mode: WINDOWING PATTERN | |
| | 9.3.3.2 Target mode: FULL-IMAGE PATTERN | |
| | 9.3.3.3 Target mode: WINDOWING | |
| | | |
| 9.4 | 4 Anomaly detection and handling | 128 |

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page: 7/139



PLATO - F-FEE - Phase B2

| 9 4 1 | Hardware anomalies | 128 |
|-----------|--|-----|
| 9.5 Ur | nit operation | 129 |
| | EB channel to CCD IF number & side equivalence | |
| 9.7 Co | ommand execution & filtering | 131 |
| 10 Append | dix A | 133 |
| 10.1 DE | EB registers | 133 |
| 10.1.1 | DEB Critical Configuration Area | 133 |
| 10.1.2 | DEB General Configuration Area | 133 |
| 10.1.3 | DEB Housekeeping Area | |
| 10.1.4 | DEB Windowing Area | 135 |
| 10.2 AE | B Registers | 136 |
| 10.2.1 | AEB Critical Configuration Area | 136 |
| 10.2.2 | AEB General Configuration Area | |
| | ΔER Housekeening Δrea | |

Title: F-FEE - Command / Data Interface Control Document Identifier: PLATO-DLR-PL-ICD-0007

Date of Rev.: 11.05.2020

Issue / Revision:

1/2

Page:

8/139

PLATO - F-FEE - Phase B2



List of Figures

| Figure 3-1: Position of the AEB_FPGA inside the F-FEE (TOU IF not shown) | |
|--|-----|
| Figure 3-2 External and internal electrical interfaces of the F-FEE | |
| Figure 3-3 Overview on F-FEE Command and Data Interfaces | 19 |
| Figure 5-1 Data packet transmission | 30 |
| Figure 5-2 CCD structure | 31 |
| Figure 5-3 Parallel Overscan data | 32 |
| Figure 5-4 - Pixel arrangement in windowing modes | 34 |
| Figure 5-5 – Packets transfer in windowing modes | 34 |
| Figure 5-6 – Packets transfer in fullimage modes | |
| Figure 7-1: SpW to SPI Bridge byte mapping read access | 96 |
| Figure 7-2 SpW to SPI Bridge byte mapping write access | 97 |
| Figure 7-3 - Windowing mode | 99 |
| Figure 7-4 - Windowing Pattern mode | 100 |
| Figure 7-5 - Full Image mode | 101 |
| Figure 7-6 - Full Image Pattern mode | 102 |
| Figure 7-7 - 2.5s sync pulse source selection & generation | 104 |
| Figure 8-1 Generic AEB data format | |
| Figure 8-2: CTL signals for an Image Data Transfer | 111 |
| Figure 8-3: CTL Signals for an Housekeeping Data Transfer | 111 |
| Figure 8-4: CTL Signals indicating End of Data | 111 |
| Figure 9-1: F-FEE mode switching transition diagram | 115 |
| Figure 9-2 AEB state machine | 117 |
| Figure 9-3 CCD ID rotation between F-FEE#1 and F-FEE#2 | 131 |
| Figure 9-4 - Immediate stand-by mode switching | 131 |
| Figure 9-5 - Not allowed command | 132 |
| Figure 10-1: AEB Critical Configuration Area | 137 |
| Figure 10-2: AEB General Configuration Area (2/2) | 138 |
| List of Tables | |
| Table 4-1 General RMAP Command structure | 21 |
| Table 4-2 General FTC structure | |
| Table 4-3: Supported RMAP commands | |
| Table 4-4: Supported RMAP replies | |
| Table 5-1: Data and HK packet structure | |
| Table 5-1. Data and Tik packet structure | |
| Table 5-3 SpW link assignment | |
| Table 6-1 RMAP Memory Mapping | |
| Table 6-2: DEB housekeeping area | |
| Table 6-3 conversion parameters DEB | |
| Table 6-4: AEB states | |
| Table 6-5: SEQ_OE bit description | |
| Table 6-6: AEB housekeeping area | |
| Table 6-7: ADC data channel mapping | |
| Table 6-8: Data rate values | |
| Table 6-9: Data rate values | 89 |
| | |

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page: 9/139



PLATO - F-FEE - Phase B2

| Table 7-1 AEB command IF signals95Table 7-2: AEB SPI Read Frame Structure95Table 7-3 AEB SPI Write Frame Structure96Table 8-1 CTL[2:0] definition111Table 9-1 DEB mode commanding114Table 9-2 AEB Mode Commanding117Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137Table 10-6 AEB Housekeeping Area139 | Table 6-10 conversion parameters AEB prototype | 93 |
|--|--|-----|
| Table 7-3 AEB SPI Write Frame Structure96Table 8-1 CTL[2:0] definition111Table 9-1 DEB mode commanding114Table 9-2 AEB Mode Commanding117Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | | |
| Table 8-1 CTL[2:0] definition111Table 9-1 DEB mode commanding114Table 9-2 AEB Mode Commanding117Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 7-2: AEB SPI Read Frame Structure | 95 |
| Table 9-1 DEB mode commanding114Table 9-2 AEB Mode Commanding117Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 7-3 AEB SPI Write Frame Structure | 96 |
| Table 9-2 AEB Mode Commanding117Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 8-1 CTL[2:0] definition | 111 |
| Table 9-3 AEB channel to CCD IF side equivalence130Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 9-1 DEB mode commanding | 114 |
| Table 10-1 DEB critical configuration area133Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 9-2 AEB Mode Commanding | 117 |
| Table 10-2 DEB general configuration area135Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 9-3 AEB channel to CCD IF side equivalence | 130 |
| Table 10-3 DEB housekeeping area135Table 10-4 DEB windowing area136Table 10-5:AEB General Configuration Area (1/2)137 | Table 10-1 DEB critical configuration area | 133 |
| Table 10-4 DEB windowing area | Table 10-2 DEB general configuration area | 135 |
| Table 10-5:AEB General Configuration Area (1/2) | Table 10-3 DEB housekeeping area | 135 |
| | Table 10-4 DEB windowing area | 136 |
| Table 10-6 AEB Housekeeping Area | Table 10-5:AEB General Configuration Area (1/2) | 137 |
| | Table 10-6 AEB Housekeeping Area | 139 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 10/139



Distribution List

| Name | Contact information | Quantity |
|------|---|----------|
| DLR | F-FEE Team, Gisbert Peter, K. Westerdorff | 1 |
| CEA | Christophe Cara | 1 |
| ОНВ | Markus Hofbauer | 1 |
| ESA | Yves Levillain | 1 |
| | | |

Restriction on Use and Disclosure of Information given in this document

The information given in this document about the instrument F-FEE must not be used outside the PLATO project and distributed outside the PLATO team and must not be disclosed to other parties without prior permission from DLR or CEA Saclay as the proprietor of the information

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 11/139




Document Change Record

| Issue/ Re- vision | Date | Affected pages | Description |
|----------------------|-------------------|------------------------------|--|
| draft/0 | February 20, 2018 | All | |
| draft/1 | November 30, 2018 | §4.5 §4.5.4 | Updated command definition table Added 'Parameter Mapping' section |
| draft/2 | February 11, 2019 | §4.44 §5.2 | Added AEB Control / Command IF Added AEB Data IF |
| draft/3 | March 22, 2019 | | Added DEB command / parameter definition Defined DEB command authorisation vs modes Update mode transition diagram Modified / document full image readout sequence Describe mode switching sequence Comply with actions: AIM - Action 24711 AIM - Action 24704 AIM - Action 24702 |
| Draft/4 | July 5, 2019 | | Corrected destination address and initiator address Modified DEB modes definition and transition diagram according to issue 1.4 of AD-2 Updating issue of AD-1 and AD-2 |
| Draft/5 | October 10, 2019 | | Corrected Table 1 and Table 2 Logical address, initiator Address and Target Address binary representation |
| Draft/6 | December 4, 2019 | p.13 p.17 p.26 p.29 | Updated AD-02 to PLATO-DLR-PL-ICD-0011. Reference to commanding sequences changed Added reference to AD-04 Making consistent document section – AEB DEB command description changed from section 4.6.3 and 4.6.4 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 12/139





| | | p.35 p.61 p.66 many | to 4.6.2.1 and 4.6.2.2 Corrected addresses of the register table. Added missing entries. Fixed typo, twice mentioning "output E" Rewrote §5.5 Changed structure of document, creating separate chapters for the external and internal interfaces. Added information for chapters 4 and 5 from F-FEE to F-DPU IRD |
|-----|------------------|------------------------------|--|
| 1.0 | January 31, 2020 | | First issue of the document |
| 1.1 | February 7, 2020 | p.65,68 | Corrected error in registers ADC1_CONFIG and ADC2_CONFIG |
| | | p.79 | Added details for AEB_STATUS register |
| | | Ch. 6.2 | Updated register default values |
| | | p. 111 | Added details for the operational modes |
| 1.2 | May 11, 2020 | Fig 7-6 | Type of data correction |
| | | Ch.6.1.1 | Immediate ON-Mode command added DTC_OPER_MOD in critical area |
| | | Ch. 6.1.6 | Added more explanations for windowing area |
| | | Ch. 6.1.2 | DTC_SIZ_PAT length correction |
| | | Ch.4.5 | Rephrased FDIR chapter |
| | | p.73 | Changed ADC_CLK_DIV size from 7 to 8 bits |
| | | p.72-73 | Corrected SEQ_OE field |
| | | p.77-78 | Corrected PIX_LOOP_CNT field |
| | | Ch. 9.2 | Added description of Immediate ON sequence |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 13/139

PLATO - F-FEE - Phase B2



List of Acronyms

ADC Analog to Digital Converter
AEB Analog Electronics Board
AHK AEB Housekeeping

AIT Assembly, Integration and Testing

ATC AEB Telecommand

CDS Correlated Double Sampling
CRC Cycling Redundancy Code
DAC Digital to Analog Converter
DEB Digital Electronics Board
DHK DEB Housekeeping
DTC DEB Telecommand

EDAC Error Detection and Correction

EEP Error End of Packet
EoF End of Frame
EoL End of Line
EOP End of Packet

F-AEU Fast Ancillary Electronics Unit

FDIR Fault detection, isolation and recovery

F-DPU Fast Data Processing Unit F-FEE Fast Front-End Electronics FPGA Field Programmable Gate Array

HK Housekeeping I/F Interface

LSB Least Significant Bit

LVDS Low Voltage Differential Signalling

MSB Most-Significant Bit

RMAP Remote Memory Access Protocol

Rx Receiver
S/C SpaceCraft
SEE Single Event Effect
SEU Single Event Upset
SM State Machine

SPI Serial Protocol Interface

SpW SpaceWire
TBC To Be Confirmed
TBD To Be Defined
TBW To Be Written

TOU Telescope Optical Unit TID Total Integrated Dose

Tx Transmitter

TM/TC TeleMeasure / TeleCommand VASP Video Acquisition Signal Processor

PLL Phase-Locked Loop

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 14/139

PLATO - F-FEE - Phase B2



1 Documents

1.1 Applicable Documents

| AD | Title | Identifier | Issue/Rev., Date |
|-------|---|-----------------------|-----------------------|
| AD-01 | F-FEE User Requirements Document (URD) | PLATO-OHB-PL-RS-0009 | 04 01/10/2018 |
| AD-02 | PLATO FEE-to-DPU Interface Requirement Document (IRD) | PLATO-DLR-PL-ICD-0011 | i1.3 22/05/2019 |
| AD-03 | F-FEE Electrical Interface Control Document | PLATO-DLR-PL-ICD-0006 | Draft 0 20/10/2018 |
| AD-04 | SimuCam Pattern Requirement Technical Note | PLATO-LESIA-PL-TN-023 | 1.01 27/03/2017 |
| AD-05 | F-FEE EGSE Software Design Specification | (DLR internal) | unreleased |
| AD-06 | PLATO SpW Requirements Specification | PTO-EST-SYS-RS-0097 | 2.0 01.10.2018 |

1.2 Reference Documents

| RD | Title | Identifier | Issue/Rev., Date |
|-------|---|--|------------------|
| RD-01 | SpaceWire- Links, nodes, routers and networks | ECSS-E-ST-50-12C | 2/1, 23.11.2015 |
| RD-02 | SpaceWire - Remote memory access protocol | ECSS-E-ST-50-52C | 1/0, 05.02.2010 |
| RD-03 | 16-Channel, 24-Bit Analog-to-Digital Converter | SBAS297G –JUNE 2005–REV. MARCH 2011 | 06.05 /G, 03.07 |
| RD-04 | DAC121S101QML-SP Radiation Hardened 12-Bit Micro Power Digi- tal-to-Analog Converter With Rail- to-Rail Output | SNAS410F –MAY 2008– REVISED JULY 2016 | 05.08/F, 07.16 |
| RD-05 | F-FEE Modes and CCD Sequencer | PLATO-DLR-PL-TN-0063 | 1/0, 04.12.2019 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 15/139

PLATO - F-FEE - Phase B2



2 Introduction

2.1 Purpose

This Interface Control Document (ICD) provides implementation details of the F-FEE command / data interface. The ICD is meant as a working document for internal but also external interfaces.

2.2 Scope

This document mainly provides the SpaceWire RMAP register mapping and functional description of the F-FEE.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 16/139



3 General

3.1 F-FEE Design Overview

The goal of PLATO is to detect and characterize exoplanetary systems. The payload is comprised of 24 normal cameras and 2 fast cameras. Each fast camera includes 4 CCDs and a front-end electronic named F-FEE. This F-FEE is linked, among other units, to the F-AEU (power supply and clock/synchronization signals) and the F-DPU (Command and Data).

The F-FEE is composed of two sub-units:

- The AEB (#1-#4) that interfaces one of the CCDs, handles bias, clocking, video ADC, and housekeeping.
- The DEB that interfaces with the F-DPU, TOU¹ and the F-AEU handles commands, clock synchronization, data packets, filtering and housekeeping.




Figure 3-1: Position of the AEB FPGA inside the F-FEE (TOU IF not shown)

The general electrical unit design of the PLATO Payload in shown in AD-03. The external and internal electrical interfaces of the F-FEE are shown in Figure 3-2.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 17/139

¹ The TOU temperature sensors will be connected on DEB side but feed through and measured by the AEBs

PLATO - F-FEE - Phase B2






Figure 3-2 External and internal electrical interfaces of the F-FEE

The interface between F-FEE and the F-DPU consist of 4 SpaceWire interfaces complaint to RD-01. The interfaces are implemented on the DEB. The electrical interface of the F-FEE is described in AD-03.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 18/139



3.2 F-FEE Command / Data Interfaces

The DEB and the four AEBs of the F-FEE will be controlled by SpaceWire RMAP read and write accesses to a common F-FEE-internal memory space. The F-DPU will be initiator and the F-FEE is the target of the RMAP-based commanding.

Figure 3-3 shows an overview on the F-FEE command and data interfaces.




Figure 3-3 Overview on F-FEE Command and Data Interfaces

The four AEBs are connected to the DEB via an SPI interface each ("Internal AEB Command Interface"). The DEB effectively implements bridge functionality between SpaceWire RMAP and a proprietary SPI interface. The DEB is the master of the AEB Command interfaces. Each AEB has an internal memory space for configuration and status/housekeeping. Even the DEB is the master of the AEB Command interface; the AEBs are not actively controlled by the DEB. The fundamental principle is that the DEB is transparent within the communication of the F-DPU with the AEBs, i.e. there is no active communication via that interface initiated by the DEB.

With this concept, the DEB effectively maps the AEB's memory space into a global F-FEE memory space. This offers the possibility to control all four AEB directly by the F-DPU.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 19/139

PLATO - F-FEE - Phase B2



4 External RMAP F-FEE Command Interface

The SpaceWire RMAP protocol defined in RD-02 is used for communication between F-FEE, or more precisely the DEB, and F-DPU. All RMAP transfers are initiated by the F-DPU. The F-FEE (DEB) is the target of the RMAP transfers. For communication between F-DPU and each of the four AEBs, the DEB operates as a SpW-to-SPI-bridge (see Section 5).

4.1 General SpaceWire RMAP Protocol Definitions

In line with the FEE-DPU IRD (see AD-02), only a subset of the RMAP functionality is supported by the F-FEE (DEB):

- Logical addresses of F-FEE and F-DPU are fixed.
- According to the request, the target (F-FEE, DEB) can send a reply with different status value, or discard the request.
- Read-modify-write is not supported.
- Only incrementing address access is supported (no FIFO support).
- The verified write data length is limited to a data size of 4 bytes.
- The unverified write data length is limited to a data size of 256 bytes.
- The address shall be 32-bit aligned.
- The length of reply address field is always 0.
- The transaction ID generated by the F-DPU.
- Data packets will have a fixed size. The last packet of the current frame may be smaller, but could be filled up with zeros (TBC).

The supported RMAP commands are the following:

- 1. Write acknowledged, verified
- 2. Write acknowledged, non-verified
- 3. Read

Each parameter, memory, or register that should be accessible via RMAP is mapped to a memory address. The following information can be accesses via RMAP:

Configuration (read/write):

- DEB / DEB FPGA
 - o F-FEE mode (standby, operating, test, failure, ...)
 - AEB power state
 - Windowing configuration tables
- AEB / AEB_FPGA
 - o AEB state
 - o CCD and Clock Sequencer configuration
 - o Configuration of video ADC, DACs, housekeeping ADCs

Housekeeping (read only):

- F-FEE / DEB / AEB status registers
- HK measurements (voltages, temperatures, ...)

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 20/139

PLATO - F-FEE - Phase B2



4.2 General SpaceWire RMAP Command Structure

The general RMAP command structure is shown in Table 4-1. The blue part is only used for write commands.

| | Bit Nr. | 7 6 5 4 3 2 1 0 |
|------|------------------------|--|
| 0 | Target Logical Address | 0 1 0 1 0 0 0 1 Target logical address of the F-FEE SpW node: 0x51 |
| 1 | Protocol Identifier | 0 0 0 0 0 0 1 RMAP: 0x01 |
| 2 | Instruction | 0 1 C C 1 1 0 0 Verified Write: 0b11, Unverified Write: 0b10, Read: 0b00 |
| 3 | Key | 1 1 0 1 0 0 0 1 Key: 0xD1 |
| 4 | Initiator Address | 0 1 0 1 0 0 0 0 Initiator logical address of the F-DPU SpW node: 0x50 |
| 5 | Transaction Identifier | A A A A A A A Transaction Identifier bits [15:8] |
| 6 | | A A A A A A A Transaction Identifier bits [7:0] |
| 7 | Extended Address | X X X X X X X X Not used (value will be ignored) |
| 8 | Address | M M M M M M M Memory Address bits [31:24] |
| 9 | | M M M M M M M Memory Address bits [23:16] |
| 10 | | M M M M M M M Memory Address bits [15:8] |
| 11 | | M M M M M M M Memory Address bits [7:0] |
| 12 | Data Length | L L L L L L Data Length bits [23:16] |
| 13 | | L L L L L L Data Length bits [15:8] |
| 14 | | L L L L L L Data Length bits [7:0] |
| 15 | Header CRC | R R R R R R R R R MAP Header Checksum |
| | _ | |
| 16 | Data | D D D D D D D Write Data (only for write commands) |
| | | |
| 15+L | | D D D D D D D Write Data (only for write commands) |
| | | |
| 16+L | Data CRC | C C C C C C RMAP Write Data Checksum (only for write commands) |
| | | Table 4-1 General RMAP Command structure |

4.2.1 Target Logical Address

The SpaceWire connection between F-FEE and F-DPU is direct, without any router. All SpaceWire packets sent by the F-DPU and targeting the F-FEE have the target logical address 0x51.

4.2.2 Protocol Identifier

The Protocol Identifier 0x01 is used to identify the RMAP protocol.

4.2.3 Supported RMAP Commands

The following RMAP commands are supported by the F-FEE.

4.2.3.1 Write acknowledged, verified

The F-DPU shall use RMAP instruction 0x7C for a write request to the critical configuration area.

According to AD-02 the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b1111, for "write, incrementing address, verify before write, send reply"
- Bits 1:0 = b00, for length of reply address field is 0

4.2.3.2 Write acknowledged, non-verified

The F-DPU shall use RMAP instruction 0x6C for a write request to a general configuration-area or a windowing-area.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 21/139

PLATO - F-FEE - Phase B2



According to AD-02, the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b1011, for "write, incrementing address, do not verify before write, send reply"
- Bits 1:0 = b00, for length of reply address field is 0

4.2.3.3 Read

The F-DPU shall use RMAP instruction 0x4C for a read request.

According to AD-02, the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b0011, for "read, incrementing address"
- Bits 1:0 = b00, for length of reply address field is 0

4.2.3.4 Non supported RMAP commands

The following RMAP commands described in RD-02 are not supported by the F-FEE.

- Write non-acknowledged, non-verified
- Write non-acknowledged, verified
- Read-modify-write

4.2.4 RMAP request key field

The key-field in a RMAP request is 0xD1.

4.2.5 Initiator Address field

The initiator address field of the F-DPU SpW node is 0x50.

4.2.6 Transaction Identifier field

The F-DPU increments the transaction ID for each RMAP request.

4.2.7 Extended Address field

The extended address field is not used and is being ignored by the F-FEE. The value of the extended address field is set to zero by the F-DPU.

4.2.8 Address field

The address field contains the F-FEE register address to be accessed.

4.2.9 Data Length field

The Data Length field contains the length in bytes of the data field. RMAP data lengths depend on whether the RMAP access is to the critical configuration, general configuration, housekeeping or windowing area, as described in the following chapters:

4.2.9.1 RMAP request to the critical configuration area

The F-DPU uses the verifiy-before-write option for RMAP write requests to a critical configurationarea. All RMAP-request (read and write) to the critical-configuration areas have a fixed datalength of 4 bytes.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 22/139

PLATO - F-FEE - Phase B2



4.2.9.2 RMAP request to the general configuration area

The F-DPU does not use the verifiy-before-write option for RMAP write-requests to a general-configuration-area. All RMAP-request (read and write) to the general-areas have a maximum data-length of 256 bytes.

4.2.9.3 RMAP request to the housekeeping area

The F-DPU only uses RMAP read requests to the housekeeping area. RMAP read request to this area have a maximum data-length of 256 bytes.

4.2.9.4 RMAP request to the Windowing area

The F-DPU does not use the verify-before-write option for RMAP write-requests to a general-configuration-area. All RMAP-request (read and write) to the general-areas have a maximum data-length of 4096 bytes.

4.2.10 Header CRC

The Header CRC field contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the header, starting with the Target Logical Address and ending with the byte before the Header CRC in a command. The F-FEE discards RMAP reguests, if the RMAP header CRC check fails.

4.2.11 Data CRC

The Data CRC field contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the data field starting with the byte after the Header CRC and ending with the byte before the Data CRC.

4.3 General SpaceWire RMAP Reply Structure

The general RMAP Reply structure is shown in Table 4-2. The blue part is only used for read replies.

| | Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|---------------------------|---|---|-----|------|------|-----|-----|-------|--|
| 0 | Initiator Logical Address | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Initiator logical address of the F-DPU SpW node: 0x50 |
| 1 | Protocol Identifier | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | RMAP: 0x01 |
| 2 | Instruction | 0 | 0 | C | C | 1 | 1 | 0 | 0 | Verified Write: 0b11, Unverified Write: 0b10, Read: 0b00 |
| 3 | Status | S | S | S | S | S | S | S | S | Status |
| 4 | Target Address | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Target logical address of the F-FEE SpW node: 0x51 |
| 5 | Transaction Identifier | Α | Α | Α | Α | Α | Α | Α | Α | Transaction Identifier bits [15:8] |
| 6 | | Α | Α | Α | Α | Α | Α | Α | Α | Transaction Identifier bits [7:0] |
| | | | | | | | | | | |
| 7 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Reserved: 0x00 (only for read command) |
| 8 | Data Length | L | L | L | L | L | L | L | L | Data Length bits [23:16] (only for read command) |
| 9 | 3 | L | L | L | L | L | L | L | L | Data Length bits [15:8] (only for read command) |
| 10 | | L | L | L | L | L | L | L | Г | Data Length bits [7:0] (only for read command) |
| | | | | | | | | | | |
| 7 11 | Header CRC | R | R | R | R | R | R | R | R | RMAP Header Checksum |
| 12 | Data | D | D | D | D | D | D | D | D | Read Data (only for read command) |
| | | | | | | | | | | · · · · · · · · · · · · · · · · · · · |
| 11+L | | D | D | D | D | D | D | D | D | Read Data (only for read command) |
| 12+L | Data CRC | С | С | С | С | С | С | С | С | Read Data Checksum (only for read commands) |
| | ı | | | T | able | e 4- | 2 G | ene | ral F | TC structure |
| | | | | - 1 | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 23/139

PLATO - F-FEE - Phase B2



4.3.1 Initiator Logical Address field

The F-FEE puts the initiator address of the RMAP request into the initiator logical-address field of the RMAP reply packet (0x50).

4.3.2 Protocol Identifier

The Protocol Identifier 0x01 is used to identify the RMAP protocol.

4.3.3 Instruction field

The F-FEE fills instruction field of the RMAP-reply with the following content:

- Bits 7:6 are set to b00 to indicate a reply-packet.
- Bits 5:2 contain the command from the request-packet.
- Bits 1:0 contain the reply-address length from the request-packet.

4.3.4 Status Field

The F-FEE writes 0 to the status field of the RMAP-reply, if the command execution was successful. The F-FEE either discards RMAP requests or reply with non-zero status as described in chapter 4.5.

4.3.5 Target Logical Address field

The FEE writes 0x51 into the target address field of the RMAP-reply.

4.3.6 Transaction Identifier field

The F-FEE copies the transaction ID of the RMAP request into the transaction ID field of the RMAP-reply.

4.3.7 Data Length Field

In read reply, the F-FEE copies the data-length of the RMAP request into the data-length field of the RMAP-reply.

4.3.8 Header CRC

The Header CRC field contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the header, starting with the Initiator Logical Address and ending with the byte before the Header CRC in a reply. The F-DPU shall discard a RMAP reply, if the header CRC is not correct.

4.3.9 Data CRC

The Data CRC field (only in read reply) contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the data field starting with the byte after the Header CRC and ending with the byte before the Data CRC. The DPU shall discard a RMAP reply, if the data CRC is not correct.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 24/139

PLATO - F-FEE - Phase B2



4.4 Summary of all the supported RMAP commands and replies

In this section all the supported commands and replies are presented. The supported RMAP commands are presented in Table 4-3 and the supported RMAP replies are presented in Table 4-4.

| 0 | Target Logical Address | 0x51 |
|-------------|------------------------|------|
| 1 | Protocol identifier | 0x01 |
| 2 | Instruction | 0x7C |
| 2 3 4 | Key | 0xD1 |
| | Initiator Address | 0x50 |
| 5 6 | Transaction ID (MSB) | |
| 6 | Transaction ID (LSB) | |
| 7 | Ext. Address | 0x00 |
| 8 9 | Address (MSB) | |
| 9 | Address | |
| 10 | Address | |
| 11 | Address (MSB) | |
| 12 | Data Length (MSB) | 0x00 |
| 13 | Data Length | 0x00 |
| 14 | Data Length (LSB) | 0x04 |
| 15 | Header CRC | |
| 16 | Data (MSB) | |
| 17 | Data | |
| 18 | Data | |
| 19 | Data (LSB) | |
| 20 | Data CRC | |
| | Verified write | - |

| 0 | Target Logical Address | 0x51 |
|-------------|------------------------|------|
| 1 | Protocol identifier | 0x01 |
| 2 | Instruction | 0x6C |
| 2 3 4 | Key | 0xD1 |
| 4 | Initiator Address | 0x50 |
| 5 6 | Transaction ID (MSB) | |
| 6 | Transaction ID (LSB) | |
| 7 | Ext. Address | 0x00 |
| 8 9 | Address (MSB) | |
| 9 | Address | |
| 10 | Address | |
| 11 | Address (MSB) | |
| 12 | Data Length (MSB) | |
| 13 | Data Length | |
| 14 | Data Length (LSB) | |
| 15 | Header CRC | |
| 16 | Data (MSB) | |
| | | |
| | | |
| | Data (LSB) | |
| Ν | Data CRC | |
| | Unverified write | |




Table 4-3: Supported RMAP commands

| 0 | Target Logical Address | 0X50 |
|---|------------------------|------|
| 1 | Protocol identifier | 0x01 |
| 2 | Instruction | 0x3C |
| 3 | Status | |
| 4 | Target Address | 0x51 |
| 5 | Transaction ID (MSB) | |
| 6 | Transaction ID (LSB) | |
| 7 | Data CRC | |
| | Verified write reply | - |

| 0 | Target Logical Address | 0X50 |
|---|------------------------|------|
| 1 | Protocol identifier | 0x01 |
| 2 | Instruction | 0x2C |
| 3 | Status | |
| 4 | Target Address | 0x51 |
| 5 | Transaction ID (MSB) | |
| 6 | Transaction ID (LSB) | |
| 7 | Data CRC | |
| | Unverified write reply | |

Table 4-4: Supported RMAP replies

| 0 | Target Logical Address | 0X50 |
|-----------------------|------------------------|------|
| 1 | Protocol identifier | 0x01 |
| 2 | Instruction | 0x0C |
| 2 3 4 5 6 | Status | |
| 4 | Target Address | 0x51 |
| 5 | Transaction ID (MSB) | |
| 6 | Transaction ID (LSB) | |
| 7 | Reserved | 0x00 |
| 8 | Data Length (MSB) | |
| 9 | Data Length | |
| 10 | Data Length (LSB) | |
| 11 | Header CRC | |
| 12 | Data (MSB) | |
| | | |
| | | |
| | Data (LSB) | |
| Ν | Data CRC | |
| | Read reply | |

4.5 Fault detection, isolation, and recovery (FDIR)

In this section, the Fault detection, isolation, and recovery (FDIR) aspects of the RMAP interface from AD-02 are presented. They are categorized in RMAP Command and RMAP Reply FDIR.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 25/139

PLATO - F-FEE - Phase B2



4.5.1 RMAP Command FDIR

4.5.1.1 Write across memory borders

The F-FEE discards RMAP requests crossing a memory border.

4.5.1.2 Write to unused addresses

The F-FEE reports RMAP write-requests to unused addresses as successful (status = 0).

4.5.1.3 Read from unused addresses

The F-FEE reports RMAP read-requests to unused addresses as successful (status = 0) and returns a fixed pattern as data.

4.5.1.4 Invalid RMAP Request Header

The F-FEE discards RMAP requests, if the RMAP header is incomplete or the header CRC check fails.

4.5.1.5 EEP in Data Field

The F-FEE discards an RMAP request, if it was ended with an EEP (Error End of Packet).

4.5.1.6 Invalid Data CRC in Request

The F-FEE replies with status-code 4, if the data CRC check for a write request fails. Note: If the "verify before write" option is not used, the data will be written even if the request was rejected.

4.5.1.7 **Invalid Key**

The F-FEE discards an RMAP request, if the key-field is not 0xD1.

4.5.1.8 Invalid Target Address

The F-FEE discards an RMAP request, if the target logical address is not 0x51.

4.5.1.9 Invalid Protocol ID

The F-FEE discards SpaceWire packets with a protocol-ID other than 0x01.

4.5.1.10 Invalid Command Code

The F-FEE discards RMAP request if the request instruction is not supported by the FEE for the requested target address. Only RMAP requests with instruction field 0x7C, 0x6C and 0x0C are supported by the F-FEEs, depending on the memory area.

4.5.1.11 More or Less Data Than Expected

If the F-FEE discards RMAP write requests if more or less data are received than specified in the length-field.

4.5.1.12 Unsupported Data Length

The FEE discards RMAP requests with unsupported data length.

4.5.1.13 Invalid Length Alignment

The FEE discards RMAP requests if the value in the data-length field is not aligned to 32-bit.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 26/139

PLATO - F-FEE - Phase B2



4.5.2 RMAP Reply FDIR

4.5.2.1 RMAP reply period

The F-FEE starts sending the RMAP-reply within 10 milliseconds after the end of the request-packet.

4.5.2.2 Read from unused addresses

The F-FEE reports RMAP read-requests to unused addresses as successful (status = 0) and returns a fixed pattern as data.

4.5.2.3 Early EOP

The F-DPU discards an RMAP reply, if it receives an incomplete header or less data than announced in the length-field. These failures shall be considered as early EOP (End of Packet).

4.5.2.4 Too Much Data in Reply

The DPU discards an RMAP reply, if it more data than announced in the length field.

4.5.2.5 Wrong Data Length

The DPU discards RMAP read replies, if the reply contains more or less data than requested.

4.5.2.6 Invalid Header CRC in Reply

The DPU discards an RMAP reply, if the header CRC is not correct.

4.5.2.7 Invalid Data CRC in Reply

The DPU discards an RMAP reply, if the data CRC is not correct

4.5.2.8 Invalid Target Address

The DPU discards a RMAP reply, if the target address is not equal to 0x51.

4.5.2.9 Invalid Status

The DPU discards the RMAP reply, if the status field is non-zero.

4.5.2.10 Invalid Transaction ID

The DPU discards the RMAP reply, if the transaction-ID in the reply is not equal to the transaction-ID of last RMAP request.

4.5.2.11 Request Repeats

The DPU repeats the last RMAP-request after a time-out of the reply or if the status of the reply was non-zero. The time-out between the retries shall be configurable in a range of 0-10 seconds with at least 100ms steps. The maximum number of retries shall be configurable in a range of 0..31.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 27/139

PLATO - F-FEE - Phase B2



4.5.2.12 **DPU Error Counter**

The DPU contains an error-counter for each FEE, which is incremented on any kind of RMAP error (time-out, reply-status not 0, invalid reply). The error-counter increments only once per packet, even if the packet contains multiple errors.

4.5.2.13 **DPU Error Report**

The DPU reports the following information about the last RMAP error in the housekeeping data:

- Time-out error and number of retries for this request.
- Reply status field, if the status is non-zero.
- CRC check error in header or data.
- Invalid header fields, including the information which field was corrupted
- The reception of EEP, early EOP or more data than expected

4.6 F-FEE SpaceWire RMAP Memory Map

The F-FEE SpaceWire RMAP Memory Map is described in Chapter 6: Register Map.

5 External F-FEE Data Interface

The F-FEE (DEB) sends the image data, overscan data and housekeeping data via proprietary protocol to the F-DPU using the SpaceWire interface. The F-FEE (DEB) is the initiator, whereas the F-DPU is the target of these transfers. The FEE data-packet consists of a 12 byte header and a data field with variable length as shown in Table 5-1.

5.1 Data packet structure




Table 5-1: Data and HK packet structure

5.1.1 Target Logical Address

The target logical address is 0x50.

5.1.2 Protocol Identifier

The protocol ID 0xF0 is used for F-FEE data packets.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 28/139

PLATO - F-FEE - Phase B2



5.1.3 Length field

The length field contains the data length in bytes.

5.1.4 Type field

The type field contains additional information about the packet content. The type field is defined in the following way:

15:11 Reserved for future use

10:8 DEB Mode:

000: FULL-IMAGE

001: FULL-IMAGE PATTERN

010: WINDOWING

011: WINDOWING PATTERN

Data transmission is not possible in other modes than the above.

- 7 Last packet. 1 = last packet of this type in the current read-out-cycle.
- 6 CCD side. 0 = left side (side E), 1 = right side (side F)
- 5:4 AEB ID
- 3:2 Reserved
- 1:0 Packet Type:

00: Data packet

01: Overscan data packet
10: DEB housekeeping packet

11: AEB housekeeping packet

5.1.5 Frame counter field

The frame-counter is incremented after every full CCD read-out cycle (i.e.every 2.5 seconds). It is possible to reset the frame-counter via RMAP-request.

5.1.6 Sequence counter field

The F-FEE has a sequence counter for each CCD. At each image-cycle, the HK packets start with sequence counter 0 and the image data packets start with sequence counter 0. It is incremented with every new packet.

Before window-assembly the DPU shall check the sequence-counter of the received packets to confirm the expected order of the packets in the memory.

5.1.7 Header CRC

The Header CRC field contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the header, starting with the Target Logical Address and ending with the byte before the Header CRC.

5.1.8 Data field

The encoding of 16-bit or 32-bit words is big-endian, so the most significant byte (MSB) is in lower address and the least significant byte (LSB) in the higher address. The endianness is applicable for header and data field.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 29/139

PLATO - F-FEE - Phase B2



5.1.9 Data CRC

The Data CRC field contains an 8-bit Cyclic Redundancy Code (CRC) covering each byte in the data field starting with the byte after the Header CRC and ending with the byte before the Data CRC.

Note: The CRCs will be used only for test-purposes, as the F-DPU is not able to check the CRCs in real-time.

5.2 Data Packet

F-FEE Data packets will have a fixed size of 257 Bytes in windowing modes and a size corresponding to the transfer of one line of pixels in full image modes. The last packet of each type of data (pixel data, overscan data and housekeeping data) can be shorter.

F-FEE will send a time-code at the start of every integration cycle.

Note: Because the data for left and right CCD-side is send in different packets, there will be a last packet for left CCD-side and a last packet for the right CCD-side.

The following figure illustrates data packet in science modes (fullimage, fullimage pattern, windowing and windowing pattern):




Figure 5-1 Data packet transmission

Housekeeping packets (HK AEB followed by HK DEB) shall be send by the F-FEE at the beginning of each frame containing the time-stamp and relevant status information. After HK data packets, Pixel data packets are sent and then, if configurated, Overscan data packets. This order of transmission is the same for all science modes (fullimage, fullimage pattern, windowing and windowing pattern).

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 30/139



5.2.1 Pixel Data

The image data packets start with sequence-counter value equals to 0. The image is transferred as 16-bit integer values, each value representing one pixel. There are two types of Pixel Data:

- CCD (in case of fullimage or windowing mode selected)
- Pattern (in case of fullimage pattern or windowing pattern mode selected)

5.2.1.1 **CCD Pixel**

The CCD has the following structure:




Figure 5-2 CCD structure

For the side E or F, Pixels are transferred in the increasing number of column. From column number 0 to 24, pixels are serial prescan pixels. And from column number 2080 to 2294, pixels are serial overscan pixels.

5.2.1.2 Pattern Pixel

The pattern is defined in AD-04. One Pixel (16 bits) value has the following format:

| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------|----|----|----|----|-----|----------|-----|-----|
| Name | | TC | | CC | DID | CCD_SIDE | ROV | VNB |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 31/139

PLATO - F-FEE - Phase B2



| BI | Т 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------------|----------------|---------------------------------|---|-------------|-------|---|---|---|--|
| Nan | ne | ROWNB | | | COLNB | | | | |
| 15:13 12:11 | _ | ID o 0 : 0 1 : 0 2 : 0 | e of the time f the CCD: CCD 1 CCD 2 CCD 3 CCD 4 | code modulo | 8 | | | | |
| 10 | CCD_SIDE | | 0: left | | | | | | |
| 9:5 4:0 | ROWNB COLNB | Row | 1 : right Row number modulo 32 Column number modulo 32 | | | | | | |

This is the Pixel format for the fullimage pattern and windowing pattern mode.

5.2.2 Overscan Data

Parallel Overscan data are described as follow (example in one of the windowing modes):




Figure 5-3 Parallel Overscan data

F-FEE shall transmit only columns, which are a vertical projection of a window. In fullimage or fullimage pattern mode, all column are transferred.

This number of parallel Overscan is configurable from 0 to 10 via RMAP request.

5.2.3 Housekeeping Data

At each image-cycle, the HK packets start with sequence-counter value equal to 0. Depending on the F-FEE mode of operation the HK data is either send on RMAP request either send synchronously with pixel data packet.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 32/139

PLATO - F-FEE - Phase B2



| Operating Mode | HK Transmission Mode |
|----------------------|-----------------------------|
| ON | RMAP request |
| STAND_BY | RMAP request |
| FULL_IMAGE | before pixel data packet |
| TEST_FULL_IMAGE | before pixel data packet |
| WINDOWING | before pixel data packet |
| TEST_PARTIAL_READOUT | before pixel data packet |
| TEST_WINDOWING | before pixel data packet |

Table 5-2 HK Transmission Mode

Before Data packets, an HK AEB packet is sent, followed by the HK DEB packet.

5.2.3.1 HK AEB packet

The data field of AEB HK packet contains 128 bytes. The data transmitted are the contents of the registers 0x1000 to 0x107F inclusive, in the same order as presented in Table 6-7. The contents of registers 0x1060 to 0x107F inclusive are set to 0x00000000.

5.2.3.2 HK DEB packet

There is just one HK packet with DEB HK => so this is a last packet.

The Data field of this packet contains the 18 bytes of the DEB Housekeeping area, see chapter 6.1.3.

The data are sent to the F-DPU in the same order (from address 0x1000 to 0x1017) as presented in Table 6-2.

5.2.4 Data packet according to F-FEE modes

According to F-FEE modes, contents of data field differ in a Data packet.

5.2.4.1 Windowing and Windowing pattern modes

According to AD-02, the pixel arrangement in a data packet is as follow (example with 4 windows):

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 33/139

PLATO - F-FEE - Phase B2






Figure 5-4 - Pixel arrangement in windowing modes

The data of the right and left CCD side are sent in separate packets and the data is transferred in the order of the CCD readout. The order of Data packet from output E and output F of the CCD are respective to the position of active windows.

According the CCD structure figure, active windows can be positioned everywhere in the CCD from column 0 to 2294. There is no notion of serial prescan or serial overscan in the DEB FPGA.

An example of image transmission on one SpW link is shown below:



Figure 5-5 – Packets transfer in windowing modes

As expected, HK from AEB and DEB are sent before Pixel data packets.

Pixel data packets, like Overscan data packets, are not contiguous, due to position of active windows.

Not represented on the figure, there are two last packets for Pixel and Overscan data, one for each side.

5.2.4.2 Fullimage and Fullimage pattern modes


In order to keep DEB internal data rate within the SpaceWire capability, the data transmission of the four CCD is not more simultaneous but alternate between CCD#1 / CCD#3 and CCD#2 / CCD#4.

This is achieved by the possibility within the DEB to route incoming data from AEB#i to selectable DEB data processing channels (via RMAP request). The following figures illustrate examples for each CCDs:

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 34/139

PLATO - F-FEE - Phase B2






Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 35/139

PLATO - F-FEE - Phase B2





To complete the previous examples:

- AEB#1 and AEB#2 share the SpW#1 and SpW#2 links
- AEB#3 and AEB#4 share the SpW#3 and SpW#4 links

The configuration of each processing chain input is made via RMAP request.

Pixel arrangement in fullimage modes is straightforward since the data from output E and output F of the CCD are not interleaved (one source per SpW link).

An image transmission on one SpW link is shown below:

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 36/139

PLATO - F-FEE - Phase B2






Figure 5-6 – Packets transfer in fullimage modes

A zoom on one packet length is described too: because Fifo inside the DEB have not the length of one line, the packet is sent to F-DPU by succession of frames, each containing a maximum of 122 pixels (except the last one which finished the complete line). The same way is applied for Overscan data packets.

5.3 Fault detection, isolation and recovery (FDIR)

In this section, the Fault detection, isolation and recovery (FDIR) aspects of the Data interface from AD-02 are presented.

5.3.1 Sequence Check failed

If the sequence counter has not the expected value, the DPU shall dump the corresponding packets.

5.3.2 EEP

If an EEP (Error End of Packet) occurs, the F-DPU shall dump the corresponding packet.

5.3.3 F-DPU Error Counter

The DPU shall contain an error-counter, which shall be incremented on any kind of data error.

5.3.4 F-DPU Error Report

The F-DPU shall report every data error in the housekeeping-data with an unambiguous code.

5.4 Physical/Logical mapping of SpW links

Each SpaceWire Interface on the F-FEE transmits the output of one CCD output (statically mapped). Two of the SpaceWire links are used for RMAP-based commanding.

The SpW links on the F-FEE shall be assigned as shown in the Table below. The main and redundant telemetry interface shall use different LVDS receivers/transmitters.

| SpW lin | ık on | AEB# | CCD | | Description |
|---------|------------------------|------|----------|---------|-------------------------------------|
| F-FEE | F-DPU | | CCD IF # | Output# | |
| 1 | not fixed1 | 1 | 1 | E, F | Image data transfer, RMAP main |
| 2 | not fixed ¹ | 2 | 2 | E, F | Image data transfer, RMAP redundant |
| 3 | not fixed1 | 3 | 3 | E, F | Image data transfer |
| 4 | not fixed1 | 4 | 4 | E, F | Image data transfer |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 37/139

PLATO - F-FEE - Phase B2



The mapping between F-FEE SpaceWire Link and F-DPU link is not defined in this document.
Table 5-3 SpW link assignment

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 38/139

PLATO - F-FEE - Phase B2



6 Register Map

In this chapter the registers accessible via RMAP commands are presented.

| Start Address | End Address | Size (bytes) | Target | Description |
|----------------|----------------|--------------|--------|------------------------|
| | | | | |
| 0x00 0000 0000 | 0x00 0000 00FF | 256 | DEB | Critical Configuration |
| 0x00 0000 0100 | 0x00 0000 0FFF | 3840 | DEB | General Configuration |
| 0x00 0000 1000 | 0x00 0000 1FFF | 4096 | DEB | Housekeeping |
| 0x00 0000 2000 | 0x00 0000 2FFF | 4096 | DEB | Windowing |
| | | | | |
| 0x00 0001 0000 | 0x00 0001 00FF | 256 | AEB1 | Critical Configuration |
| 0x00 0001 0100 | 0x00 0001 0FFF | 3840 | AEB1 | General Configuration |
| 0x00 0001 1000 | 0x00 0001 1FFF | 4096 | AEB1 | Housekeeping |
| | | | | |
| 0x00 0002 0000 | 0x00 0002 00FF | 256 | AEB2 | Critical Configuration |
| 0x00 0002 0100 | 0x00 0002 0FFF | 3840 | AEB2 | General Configuration |
| 0x00 0002 1000 | 0x00 0002 1FFF | 4096 | AEB2 | Housekeeping |
| | | | | |
| 0x00 0004 0000 | 0x00 0004 00FF | 256 | AEB3 | Critical Configuration |
| 0x00 0004 0100 | 0x00 0004 0FFF | 3840 | AEB3 | General Configuration |
| 0x00 0004 1000 | 0x00 0004 1FFF | 4096 | AEB3 | Housekeeping |
| | | | | |
| 0x00 0008 0000 | 0x00 0008 00FF | 256 | AEB4 | Critical Configuration |
| 0x00 0008 0100 | 0x00 0008 0FFF | 3840 | AEB4 | General Configuration |
| 0x00 0008 1000 | 0x00 0008 1FFF | 4096 | AEB4 | Housekeeping |

Table 6-1 RMAP Memory Mapping

6.1 DEB Register map

6.1.1 DEB Critical Configuration Area

These parameters are used along with RMAP verified write command. Parameters are writable and readable (except for the immediate ON-mode, which acts as a pulse).


| Address (hex) | Default value | Register Title (Mnemonic) | Description | R/W Mode |
|------------------|---------------|------------------------------|---------------------------|-------------|
| 0x0000 | 0x0000 0000 | DTC_AEB_ONOFF | VDIG on/off switches | R/W |
| 0x0004 | 0x0000 003f | | | |
| 0x0008 | 0xd005 00f2 | DTC_PLL_REG | PLL configuration words | R/W |
| 0x000C | 0x0280 02fd | | | |
| 0x0010 | 0x3800 1000 | | | |
| 0x0014 | 0x0000 0007 | DTC_FEE_MOD | Operating mode of the DEB | R/W |
| 0x0018 | 0x0000 0000 | DTC_IMM_ONMOD | Immediate ON-mode command | W |

DTC_AEB_ONOFF Register (0x0000):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----------|----|----|----|----|----|----|
| Name | | RESERVED | | | | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 39/139





| Name | RESERVED | | | | | | | |
|--------------------------|--|--|--------------|----------|-----------------|----------------|---------------|----------|
| | | | 1 | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | ERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | RESER | VED | | AEB_IDX3 | AEB_IDX2 | AEB_IDX1 | AEB_IDX0 |
| 31:4 3 2 1 0 | RESERVED AEB_IDX3 AEB_IDX2 AEB_IDX1 AEB_IDX0 | 0: AEB_3 switched Off 1: AEB_3 switched On 0: AEB_2 switched Off 1: AEB_2 switched On 0: AEB_1 switched Off 1: AEB_1 switched On 0: AEB_1 switched On 0: AEB_0 switched Off 1: AEB_0 switched On | | | | | | |
| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Name | | RESERVED | | PFDFC | | RESEF | RVED | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | RESERVED | 1 | | | GTME |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | RESE | RVED | | HOLDTR | RESERVED | HOLDF | RESERVED |
| | | | | | 1 | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | RESERVED | FOFF | LOCK1 | LOCK0 | LOCKW1 | LOCKW0 | C1 | C0 |
| 31:29 28 | RESERVED PFDFC | | Frequency Co | | provided to the | PFD are feed t | hrough to the | e corre- |

| · | | |
|----------|-------------------|---|
| 31:29 | RESERVED | |
| 28 | PFDFC | PFD Frequency Control. Data provided to the PFD are feed through to the corresponding STATUS pins |
| 27:17 | RESERVED | |
| 16 | GTME | General Test Mode Enable. Test Mode is only enabled if this bit is set to 1 |
| 15:12 | RESERVED | |
| 11 | HOLDTR | HOLD function always activated [1]; Triggered by analog PLL lock detect outputs [0] (if analog PLL Lock signal is set then HOLD is activated; if analog PLL lock signal is reset then HOLD is deactivated). |
| 10 | RESERVED | |
| 9 8:7 | HOLDF RESERVED | Enables the frequency hold-over function on [1], off [0] |
| 6 | FOFF | Frequency offset mode only for out-of-lock detection on [1] or off [0] |
| 5 | LOCK1 | Number of coherent lock events Bit 1 |
| 4 | LOCK0 | Number of coherent lock events Bit 0 |
| 3 | LOCKW1 | Lock-detect window Bit 1 |
| 2 | LOCKW0 | Lock-detect window Bit 0 |
| 1 | C1 | Register selection: fixed to 1 |
| 0 | C0 | Register selection: fixed to 1 |
| | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 40/139

PLATO - F-FEE - Phase B2



DTC_PLL_REG Register (0x0008):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|------------|-------|--------|-----------|-------|--------|---------|----|
| Name | HOLD | RESET | RESHOL | PD | | Y4MUX | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | Y3N | ЛUX | | Y2MUX | | | Y1MUX | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | YOMUX | | FBMUX PFD | | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | CP_current | | | | PRECP | CP_DIR | C1 | C0 |
| | 7 | | · · | 4 | · · | _ | 1 C1 | |

| 31 | HOLD | 3-state charge pump [0] - (equal to HOLD pin function) |
|-------|------------|--|
| 30 | RESET | Resets all dividers [0] - (equal to RESET pin function) |
| 29 | RESHOL | RESET or HOLD Pin definition: RESET [0] or HOLD [1] |
| 28 | PD | Power Down mode on [0], off [1] |
| 27:25 | Y4MUX | Output Y4x Select |
| 24:22 | Y3MUX | Output Y3x Select |
| 21:19 | Y2MUX | Output Y2x Select |
| 18:16 | Y1MUX | Output Y1x Select |
| 15:13 | Y0MUX | Output Y0x Select |
| 12:10 | FB_MUX | Feedback MUX Select |
| 9:8 | PFD | PFD Pulse Width PFD |
| 7:4 | CP_current | CP Current Setting |
| 3 | PRECP | Preset charge pump output voltage to VCC_CP/2, on [1], off [0] |
| 2 | CP_DIR | Determines in which direction CP current regulates (Reference |
| | | Clock leads to Feedback Clock |
| | | positive CP output current [0]; |
| | | - negative CP output current [1]; |
| 1 | C1 | Register selection: fixed to 1 |
| 0 | C0 | Register selection: fixed to 0 |
| | | |

DTC_PLL_REG Register (0x000c):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|--------------------|---------|--|---------|---------|---------|--------------|-----|
| Name | 90DIV8 | 90DIV4 | 90DIV4 ADLOCK SXOIREF SREF Output_Y4_ Mode | | | ode | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | Output_Y4_ Mode | | Output_Y3_ Mode | | | | itput_Y2_ Mc | ode |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | Output_Y2_ Mode | | Output_Y1_ Mode Outpu | | | | itput_Y0_ Mc | ode |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | Output_Y0_ Mode | OUTSEL4 | OUTSEL3 | OUTSEL2 | OUTSEL1 | OUTSEL0 | C1 | C0 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 41/139

PLATO - F-FEE - Phase B2



| 31 | 90DIV8 | 90 degree output phase shift in div-8 mode on [1]; off [0] |
|-------|-----------------|---|
| 30 | 90DIV4 | 90 degree output phase shift in div-4 mode on [1]; off [0] |
| 29 | ADLOCK | Selects Digital PLL_LOCK [0] Selects Analog PLL_LOCK [1] |
| 28 | SXOIREF | Selects STATUS_VCXO [0] |
| 27 | SREF | Displays the status of the reference clock at the STATUS_REF output [0] Displays the selected clock (high for PRI_REF and low for SEC_REF clock) at the STATUS_REF output [1] |
| 26:23 | Output_Y4_ Mode | Output Y4 Mode |
| 22:19 | Output_Y3_ Mode | Output Y3 Mode |
| 18:15 | Output_Y2_ Mode | Output Y2 Mode |
| 14:11 | Output_Y1_ Mode | Output Y1 Mode |
| 10:7 | Output_Y0_ Mode | Output Y0 Mode |
| 6 | OUTSEL4 | For Output Y4A, Y4B: |
| | | LVPECL = enabled [1]; LVCMOS = enabled [0]; |
| 5 | OUTSEL3 | For Output Y3A, Y3B: |
| | | LVPECL = enabled [1]; LVCMOS = enabled [0]; |
| 4 | OUTSEL2 | For Output Y2A, Y2B: |
| | | LVPECL = enabled [1]; LVCMOS = enabled [0]; |
| 3 | OUTSEL1 | For Output Y1A, Y1B: |
| _ | | LVPECL = enabled [1]; LVCMOS = enabled [0]; |
| 2 | OUTSEL0 | For Output YOA, YOB: |
| 4 | C4 | LVPECL = enabled [1]; LVCMOS = enabled [0]; |
| I | C1 | Register selection: fixed to 0 |
| 0 | C0 | Register selection : fixed to 1 |

DTC_PLL_REG Register (0x0010):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|--------|--------|----|------|----|------|----|----|
| Name | REFDEC | MANAUT | | DLYN | | DLYM | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | ١ | ١ | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | N M | | | | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | M | | | | | C1 | C0 |

| 31 30 | REFDEC MANAUT | Reference Frequency Detection on [0], off [1] Manual Reference Clock Selection [0] Automatic Reference Clock Selection [1] |
|----------|------------------|--|
| 29.27 | DLYN | Feedback Phase Delay N |
| 26:24 | DLYM | Reference Phase Delay M |
| 23:12 | N | VCXO Divider N |
| 11:2 | M | Reference Divider M |
| 1 1 . 2 | C1 | Register selection : fixed to 0 |
| 0 | CO | Register selection: fixed to 0 |
| | | |

DTC_FEE_MOD Register (0x0014):

Title: F-FEE - Command / Data Interface Control Document
Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 42/139

PLATO - F-FEE - Phase B2



| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|----------|----------|----|------|------|----|----------|----|--|--|
| Name | | RESERVED | | | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | | | RESE | RVED | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | RESE | RVED | | | | | |
| | | | | | | | | _ | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | RESERVED | | | | | | OPER_MOD | | | |

31:3 RESERVED

2:0 OPER_MOD

Operating mode of DEB:

0 : full_image mode

1 : full-image pattern mode

2 : windowing mode

3 : windowing pattern mode

6 : standby mode 7 : On mode

DTC_IMM_ONMOD Register (0x0018):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|----------|----------|----|-----|--------|----|----|----|--|--|--|
| Name | | RESERVED | | | | | | | | | |
| | | | | | | | | _ | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | RES | SERVED | | | | | | |
| | | | | | | | | _ | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RES | SERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | RESERVED | | | | | | | | | | |

31:1 RESERVED

) IMM_ON Set to 1: DEB goes to ON mode

Set to 0: current DEB mode doesn't change

6.1.2 DEB General Configuration Area

These parameters are used along with RMAP unverified write command. Parameters are writable and readable.

| Address (hex) | Default value | Register Title (Mne- monic) | Description | R/W Mode |
|---------------|---------------|--------------------------------|--|-------------|
| 0x0100 | 0x0000 0000 | RESERVED | RESERVED | R/W |
| 0x0104 | 0x0000 0000 | DTC IN MOD | Select inputs of DEB processing channels | R/W |
| 0x0108 | 0x0000 0000 | טוכ_ווע_ועוטט | Select inputs of DEB processing charmers | IV/VV |

Title: F-FEE - Command / Data Interface Control Document
Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 43/139





| 0x010C | 0x0000 0000 | DTC_WDW_SIZ | X-column and Y-row size of active windows | R/W |
|--------|-------------|---------------|---|-----|
| 0x0110 | 0x0000 0000 | | | |
| 0x0114 | 0x0000 0000 | DTC WDW IDX | Pointers and lengths for window list | R/W |
| 0x0118 | 0x0000 0000 | DIC_VVDVV_IDA | Pointers and lengths for window list | |
| 0x011c | 0x0000 0000 | | | |
| 0x0120 | 0x0000 0000 | DTC_OVS_PAT | Number of overscan lines in PATTERN modes | R/W |
| 0x0124 | 0x0000 0000 | DTC_SIZ_PAT | Number of lines and pixels in PATTERN modes | R/W |
| 0x0128 | 0x0000 0000 | DTC_TRG_25S | Generation of internal synchronization pulses | R/W |
| 0x012C | 0x0000 0000 | DTC_SEL_TRG | Select the source for synchronization signal | R/W |
| 0x0130 | 0x0000 0000 | DTC_FRM_CNT | Preset value of the frame counter | R/W |
| 0x0134 | 0x0000 0000 | DTC_SEL_SYN | Select main or redundant of synchronization signal | R/W |
| 0x0138 | 0x0000 0000 | DTC_RSP_CPS | Reset internal counters/pointers of DEB | W |
| 0x013c | 0x0000 0000 | DTC_25S_DLY | Delay between reception of synchronization signal and output to AEB | R/W |
| 0x0140 | 0x0000 0000 | DTC_TMOD_CONF | Test modes | R/W |
| 0x0144 | 0x0000 0000 | DTC_SPW_CFG | SpW configuration fortimecode | R/W |

DTC_IN_MOD Register (0x0104):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----|----|----------|----|-----------|-----------|-----------|----|--|
| Name | | | RESERVED | | | T7_IN_MOD | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | RESERVED | | | | T6_IN_MOD | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | RESERVED | | | T5_IN_MOD | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | | | RESERVED | | T4_IN_MOD | | | | |

| 31.27 | RESERVED |
|-------|----------|

26:24 T7_IN_MOD Select data source for right Fifo of SpW n°4:

000 : no data

001 : AEB data, CCD4 output F

010 : unused 100 : no data

101 : pattern data, CCD4 output F

110 : unused

23:19 RESERVED

18:16 T6_IN_MOD Select data source for left Fifo of SpW n°4:

000 : no data

001 : AEB data, CCD4 output E 010 : AEB data, CCD3 output F

100 : no data

101 : pattern data, CCD4 output E 110 : pattern data, CCD3 output F

15:11 RESERVED

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 44/139

PLATO - F-FEE - Phase B2

10:8 T5_IN_MOD Select data source for right Fifo of SpW n°3:

000 : no data

001 : AEB data, CCD3 output F 010 : AEB data, CCD4 output E

100 : no data

101 : pattern data, CCD3 output F 110 : pattern data, CCD4 output E

7:3 RESERVED 2:0 T4_IN_MOD

Select data source for left Fifo of SpW n°3:

000 : no data

001 : AEB data, CCD3 output E

010 : unused 100 : no data

101: pattern data, CCD3 output E

110: unused

DTC_IN_MOD Register (0x0108):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----------|----|----------|----|----|-----------|----|----|--|
| Name | | | RESERVED | | | T3_IN_MOD | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | RESERVED | | | T2_IN_MOD | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | RESERVED | | | T1_IN_MOD | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | RESERVED | | | | | T0_IN_MOD | | | |
| | l | | | | | | | | |

| 31 | :27 | RESERVED |
|----|-----|----------|
| | | |

26:24 T3_IN_MOD Select data source for right Fifo of SpW n°2:

000 : no data

001: AEB data, CCD2 output F

010 : unused 100 : no data

101: pattern data, CCD2 output F

110 : unused

23:19 RESERVED

T2_IN_MOD

18:16

Select data source for left Fifo of SpW n°2:

000 : no data

001 : AEB data, CCD2 output E 010 : AEB data, CCD1 output F

100 : no data

101 : pattern data, CCD2 output E 110 : pattern data, CCD1 output F

15:11 RESERVED

10:8 T1_IN_MOD Select data source for right Fifo of SpW n°1:

000 : no data

001 : AEB data, CCD1 output F 010 : AEB data, CCD2 output E

100 : no data

101 : pattern data, CCD1 output F 110 : pattern data, CCD2 output E

7:3 RESERVED

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 45/139





2:0 T0_IN_MOD Select data source for left Fifo of SpW n°1:

000 : no data

001 : AEB data, CCD1 output E

010 : unused 100 : no data

101 : pattern data, CCD1 output E

110: unused

DTC_WDW_SIZ Register (0x010c):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----------|------|---------|------|------|------|----|----|--|
| Name | RESERVED | | | | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | RESE | RVED | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | RESE | RVED | | | W_S | IZ_X | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | RESE | RVED | W_SIZ_Y | | | | | | |

31:14 RESERVED

13:8 W_SIZ_X X Size of the windows
7:6 RESERVED
5:0 W_SIZ_Y Y size of the windows

DTC_WDW_IDX Register (0x0110):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|-----------|----|------|-----------|---------|----|-----|---------|--|
| Name | | | | WDW_IDX_4 | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | WDV | V_IDX_4 | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | RESE | RVED | | | WDW | V_LEN_4 | |
| | | | | | | | | _ | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | WDW_LEN_4 | | | | | | | | |

31:26 RESERVED

25:16 WDW_IDX_4 Index pointer in the windows list for the first window of CCD4

15:10 RESERVED

9:0 WDW_LEN_4 Number of window of CCD4 in the windows list

DTC_WDW_IDX Register (0x0114):

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 46/139





| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|----|-----------|------|------|---------|----|-----|---------|--|--|
| Name | | | | WDW | V_IDX_3 | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | WDW_IDX_3 | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | RESE | RVED | | | WDW | /_LEN_3 | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | | WDW_LEN_3 | | | | | | | | |
| | | | | | | | | | | |

31:26 RESERVED

25:16 WDW_IDX_3 Index pointer in the windows list for the first window of CCD3

15:10 RESERVED

9:0 WDW_LEN_3 Number of window of CCD3 in the windows list

DTC_WDW_IDX Register (0x0118):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|-----------|-----------|------|-----------|----|----|-----|---------|--|--|
| Name | | | | WDW_IDX_2 | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | WDW_IDX_2 | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | RESE | RVED | | | WDW | /_LEN_2 | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | WDW_LEN_2 | | | | | | | | | |

31:26 RESERVED

25:16 WDW_IDX_2 Index pointer in the windows list for the first window of CCD2

15:10 RESERVED

9:0 WDW_LEN_2 Number of window of CCD2 in the windows list

DTC_WDW_IDX Register (0x011c):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|----|-----------|------|------|---------|----|-----|---------|--|--|--|
| Name | | | RESE | RVED | | | WDW | /_IDX_1 | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | WDW_IDX_1 | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | WDW | /_LEN_1 | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 47/139

PLATO - F-FEE - Phase B2

9:0



| Name | | WDW_LEN_1 | |
|-------------------------|-----------------------------------|--|--|
| 31:26 25:16 15:10 | RESERVED WDW_IDX_1 RESERVED | Index pointer in the windows list for the first window of CCD1 | |

Number of window of CCD1 in the windows list

DTC_OVS_PAT Register (0x0120):

WDW_LEN_1

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|------|------|-----|-------------|----|----|----|
| Name | | | | RES | SERVED | | | |
| | | | | | | | | _ |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | _ |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | RESE | RVED | | OVS_LIN_PAT | | | |

31:4 RESERVED

3:0 OVS_LIN_PAT Number of overscan line in pattern modes

DTC_SIZ_PAT Register (0x0124):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|------------|---|----|----|-----------|------------|----|----|--|
| Name | RESE | RVED | | | NB_L | IN_PAT | | | |
| | | | | | | | | | |
| BIT | 23 | 23 22 21 20 19 18 17 16 | | | | | | | |
| Name | | NB_LIN_PAT | | | | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | RESERVED | | | | NB_PIX_PAT | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 4 3 2 1 0 | | | | |
| Name | NB_PIX_PAT | | | | | | | | |

31:30 RESERVED

29:16 NB_LIN_PAT Number of row in pattern modes

15:13 RESERVED

12:0 NB_PIX_PAT Number of column in pattern modes

DTC_TRG_25S Register (0x0128):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----|----|-----|--------|----|----|----|
| Name | | | | K E | SERVED | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 48/139

PLATO - F-FEE - Phase B2



| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
|------|------------|----------|----|----|--------|----|----|----|--|--|--|
| Name | | RESERVED | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RE | SERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | 2_5S_N_CYC | | | | | | | | | | |

31:8 RESERVED

7:0 2_5S_N_CYC Autonomous generation of synchronization pulse according to the value of this

register:

0 : stop the repetition

0<n<255 : n repetition of the pulse 255 : infinite repetition of the pulse

DTC_SEL_TRG Register (0x012c):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|----|--------------|----|-----|-------|----|----|----|--|--|--|
| Name | | | | RES | ERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | RES | ERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RES | ERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | RESERVED TRG | | | | | | | | | |

31:1 RESERVED

TRG_SRC Select the active source for the generation of 2.5s synchronization signal:

0 : external source 1 : internal source

DTC_FRM_CNT Register (0x0130):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|-----------------|----------|----|-------|---------|----|----|----|--|--|
| Name | | | | RES | SERVED | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | RESERVED | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | PSET_ | FRM_CNT | | | | | |
| | | | | | | | | | | |
| BIT | 7 6 5 4 3 2 1 0 | | | | | | | | | |
| Name | | | | PSET_ | FRM_CNT | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 49/139

PLATO - F-FEE - Phase B2



31:16 RESERVED

15:0 PSET_FRM_CNT Frame counter preset value

DTC_SEL_SYN Register (0x0134):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|----------|----------|----|-----|-------|----|----|----|--|--|
| Name | | | | RES | ERVED | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | RESERVED | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | RES | ERVED | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | RESERVED | | | | | | | | | |

31:1 RESERVED

O SYN_FRQ Select the input for 50MHz and 2.5s synchronization signal:

0 : main 1 : redundant

DTC_RST_CPS Register (0x0138):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|----|----------|----|----------|-------|----|----|---------|--|--|--|
| Name | | | | RES | ERVED | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | RESERVED | | | | RST_SPW | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RESERVED | | | | RST_WDG | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | RESERVED | | | | | | | | | |
| | | | | | | | | | | | |

31:17 RESERVED

16 RST_SPW Reset content of SpaceWire error register

15:9 RESERVED 8 RST_WDG

7:0

_WDG Reset content of watchdog

DTC_25S_DLY Register (0x013c):

RESERVED

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----|----|-----|--------|----|----|----|
| Name | | | | RES | SERVED | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 50/139

PLATO - F-FEE - Phase B2



| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|------|---------|---------|----|----|-------|----|----|----|--|
| Name | | 25S_DLY | | | | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | 25 | S_DLY | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | 25S_DLY | | | | | | | | |

31:24 RESERVED

23:0 25S_DLY Delay between reception of Clk_f_ccread synchronization pulse and pulse trans-

mitted to the AEBs: Delay = value x 20ns

DTC_TMOD_CONF Register (0x0140):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----------|----|-----|--------|----|----|----|
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | RESERVED | | | | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | RESERVED | | | | | | |

31:30 RESERVED 15:0 RESERVED

DTC_SPW_CFG Register (0x0144):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|-------------------|----------|----|-----|-------|----|----|----|
| Name | | | | RES | ERVED | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | RESERVED | | | | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | ERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | RESERVED TIMECODE | | | | | | | |

31:2 RESERVED

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 51/139

PLATO - F-FEE - Phase B2



1:0 TIMECODE Select which SpW link sends the Timecode:

00 : SpW n° 1 01 : SpW n° 2 10 : SpW n° 3 11 : SpW n° 4

6.1.3 DEB Housekeeping Area

These parameters are used along with RMAP unverified write command. Parameters are readable.

| Address (hex) | Default value | Register Title (Mne- monic) | Description | R/W Mode |
|---------------|---------------|--------------------------------|----------------------------------|-------------|
| 0x1000 | 0x0700 0000 | DEB_STATUS | Status of DEB FPGA | R |
| 0x1004 | 0x0000 0000 | DEB_OVF | Overflow of processing registers | R |
| 0x1008 | 0x0000 0000 | SPW_STATUS | Status of SpaceWire | R |
| 0x100C | NA | DEB_AHK1 | Analog measures n°1 | R |
| 0x1010 | NA | DEB_AHK2 | Analog measures n°2 | R |
| 0x1014 | NA | DEB_AHK3 | Analog measures n°3 | R |

Table 6-2: DEB housekeeping area

DEB_STATUS Register (0x1000):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------|------------|------------|------------|------------|----------|----------|-------------|------------|
| Name | | | RESERVED | | | | OPER_MOD | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | EDAC_LIST_ | CORR_ERR | | | EDAC_LIST_U | JNCORR_ERR |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | RESERVED | | | PLL_REF | PLL_VCXO | PLL_LOCK |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | VDIG_AEB_4 | VDIG_AEB_3 | VDIG_AEB_2 | VDIG_AEB_1 | WDW_LIST | _CNT_OVF | RESERVED | WDG |
| | | | | | | | | |
| 31:27 | RESERVED |) | | | | | | |

| 31:27 | RESERVED | |
|--------|----------------------|---|
| 26:24 | OPER_MOD | Operating mode of DEB (see OPER_MOD chapter for the values) |
| 23 :18 | EDAC_LIST_CORR_ERR | Window List Table EDAC Corrected Error number |
| 17 :16 | EDAC_LIST_UNCORR_ERR | Window List Table EDAC Uncorrected Error number |
| 15 :11 | RESERVED | |
| 10 | PLL_REF | PLL: set to 1 if reference clock frequency above 2MHz |
| 9 | PLL_VCXO | PLL: set to 1 if VCXO input frequency above 2MHz |
| 8 | PLL_LOCK | PLL: set to 1 if rising edge of reference clock and VCXO input are inside the |
| | | lock detect window |
| 7 | VDIG_AEB_4 | Status of Vdig (on/off) for AEB4 : $(1 = On; 0 = Off)$ |
| 6 | VDIG_AEB_3 | Status of Vdig (on/off) for AEB3 : $(1 = On; 0 = Off)$ |
| | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 52/139



PLATO - F-FEE - Phase B2

| 5 | VDIG_AEB_2 | Status of Vdig (on/off) for AEB2 : $(1 = On; 0 = Off)$ |
|-----|------------------|---|
| 4 | VDIG_AEB_1 | Status of Vdig (on/off) for AEB1 : $(1 = On; 0 = Off)$ |
| 3:2 | WDW_LIST_CNT_OVF | Set to 1 if number of Windows in the list is higher than expected |
| 1 | RESERVED | |
| 0 | WDG | Watchdog: set to 1 if watchdog activation due to a default of the clock |
| | | generator |

DEB_OVF Register (0x1004):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------|--------------|---------|----------|---------|----------|---------|----------|---------|
| Name | ROW_ACT | ROW_ACT | ROW_ACT | ROW_ACT | ROW_ACT | ROW_ACT | ROW_ACT | ROW_ACT |
| Name | _LIST_8 | _LIST_7 | _LIST_6 | _LIST_5 | _LIST_4 | _LIST_3 | _LIST_2 | _LIST_1 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Namo | OUT- | OUT- | OUT- | OUT- | OUT- | OUT- | OUT- | OUT- |
| Name | BUFF_8 | BUFF_7 | BUFF_6 | BUFF_5 | BUFF_4 | BUFF_3 | BUFF_2 | BUFF_1 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | RESERVED | RMAP_4 | RESERVED | RMAP_3 | RESERVED | RMAP_2 | RESERVED | RMAP_1 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | ame RESERVED | | | | | | | |
| 21 DC | | | | | | | | |

| 31 | ROW_ACT_LIST_8 | Set to 1 if number of windows dedicated to CCD4 side right in one line is higher than 512 |
|----|----------------|---|
| 30 | ROW_ACT_LIST_7 | Set to 1 if number of windows dedicated to CCD4 side left in one line is higher than 512 |
| 29 | ROW_ACT_LIST_6 | Set to 1 if number of windows dedicated to CCD3 side right in one line is higher than 512 |
| 28 | ROW_ACT_LIST_5 | Set to 1 if number of windows dedicated to CCD3 side left in one line is higher than 512 |
| 27 | ROW_ACT_LIST_4 | Set to 1 if number of windows dedicated to CCD2 side right in one line is higher than 512 |
| 26 | ROW_ACT_LIST_3 | Set to 1 if number of windows dedicated to CCD2 side left in one line is higher than 512 |
| 25 | ROW_ACT_LIST_2 | Set to 1 if number of windows dedicated to CCD1 side right in one line is higher than 512 |
| 24 | ROW_ACT_LIST_1 | Set to 1 if number of windows dedicated to CCD1 side left in one line is higher than 512 |
| 23 | OUTBUFF_8 | Set to 1 if overflow of Fifo output for CCD4 side right |
| 22 | OUTBUFF_7 | Set to 1 if overflow of Fifo output for CCD4 side left |
| 21 | OUTBUFF_6 | Set to 1 if overflow of Fifo output for CCD3 side right |
| 20 | OUTBUFF_5 | Set to 1 if overflow of Fifo output for CCD3 side left |
| 19 | OUTBUFF_4 | Set to 1 if overflow of Fifo output for CCD2 side right |
| 18 | OUTBUFF_3 | Set to 1 if overflow of Fifo output for CCD2 side left |
| 17 | OUTBUFF_2 | Set to 1 if overflow of Fifo output for CCD1 side right |
| 16 | OUTBUFF_1 | Set to 1 if overflow of Fifo output for CCD1 side left |
| 15 | RESERVED | |
| 14 | RMAP_4 | Set to 1 if RMAP error of SpW n° 4 |
| 13 | RESERVED | |
| 12 | RMAP_3 | Set to 1 if RMAP error of SpW n° 3 |
| | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 53/139

PLATO - F-FEE - Phase B2



11 RESERVED

10 RMAP_2 Set to 1 if RMAP error of SpW n° 2

9 RESERVED

8 RMAP_1 Set to 1 if RMAP error of SpW n° 1

7:0 RESERVED

SPW_STATUS Register (0x1008):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|---------|----|-------|--------|-------|-------|--------|
| name | | STATE_4 | | CRD_4 | FIFO_4 | ESC_4 | PAR_4 | DISC_4 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| name | | STATE_3 | | CRD_3 | FIFO_3 | ESC_3 | PAR_3 | DISC_3 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| name | | STATE_2 | | CRD_2 | FIFO_2 | ESC_2 | PAR_2 | DISC_2 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| name | | STATE_1 | | CRD_1 | FIFO_1 | ESC_1 | PAR_1 | DISC_1 |
| | | | | | | | | |

| 31:29 | STATE_4 | State of SpW n°4 : Error_reset (000), Error_wait (001), |
|-------|---------|---|
| | | Ready (010), Started (011), Connecting (100), Run (101) |
| 28 | CRD_4 | SpW n°4 : Set to 1 when a credit error |
| 27 | FIFO_4 | SpW n°4: Set to 1 if receiving of a data when fifo is full |
| 26 | ESC_4 | SpW n°4 : Set to 1 if there is ESC error |
| 25 | PAR_4 | SpW n°4 : Set to 1 if there is parity error |
| 24 | DISC_4 | SpW n°4 : Set to 1 if there is disconnection error |
| 23:21 | STATE_3 | State of SpW n°3 : Error_reset (000), Error_wait (001), |
| | | Ready (010), Started (011), Connecting (100), Run (101) |
| 20 | CRD_3 | SpW n°3 : Set to 1 when a credit error |
| 19 | FIFO_3 | SpW n°3: Set to 1 if receiving of a data when fifo is full |
| 18 | ESC_3 | SpW n°3 : Set to 1 if there is ESC error |
| 17 | PAR_3 | SpW n°3 : Set to 1 if there is parity error |
| 16 | DISC_3 | SpW n°3 : Set to 1 if there is disconnection error |
| 15:13 | STATE_2 | State of SpW n°2 : Error_reset (000), Error_wait (001), |
| | | Ready (010), Started (011), Connecting (100), Run (101) |
| 12 | CRD_2 | SpW n°2 : Set to 1 when a credit error |
| 11 | FIFO_2 | SpW n°2 : Set to 1 if receiving of a data when fifo is full |
| 10 | ESC_2 | SpW n°2 : Set to 1 if there is ESC error |
| 9 | PAR_2 | SpW n°2 : Set to 1 if there is parity error |
| 8 | DISC_2 | SpW n°2 : Set to 1 if there is disconnection error |
| 7:5 | STATE_1 | State of SpW n°1 : Error_reset (000), Error_wait (001), |
| | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 54/139





Ready (010), Started (011), Connecting (100), Run (101)

4 CRD_1 SpW n°1 : Set to 1 when a credit error

3 FIFO_1 SpW n°1 : Set to 1 if receiving of a data when fifo is full

2 ESC_1 SpW n°1 : Set to 1 if there is ESC error 1 PAR_1 SpW n°1 : Set to 1 if there is parity error

0 DISC_1 SpW n°1 : Set to 1 if there is disconnection error

DEB_AHK1 Register (0x100c):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|-----|------|------|------|---------|----|----|----|
| Name | | RESE | RVED | | VDIG_IN | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | VDIC | G_IN | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | RESE | RVED | | VIO | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | VIO | | | | | | | |

31:28 RESERVED

27:16 VDIG_IN Analog HK (12bits): Vdig

15:12 RESERVED

11:0 VIO Analog HK (12bits): Vio

DEB_AHK2 Register (0x1010):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----------|------|------|----|------|----|----|----|
| name | RESERVED | | | | VCOR | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| name | | | | VC | OR | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| name | | RESE | RVED | | VLVD | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| name | VLVD | | | | | | | |

31:28 RESERVED

27:16 VCOR Analog HK (12bits): Vcor

15:12 RESERVED

11:0 VLVD Analog HK (12bits): Vlvd

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 55/139

PLATO - F-FEE - Phase B2



DEB_AHK3 Register (0x1014):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|------|------|------|------|-----------------------------------|--------------------|----|
| name | | | | RESE | RVED | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| name | | | | RESE | RVED | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| name | | RESE | RVED | | | DEB_ | 10 9 8 DEB_TEMP | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| name | | | | DEB_ | TEMP | /ED 11 10 9 8 DEB_TEMP 3 2 1 0 | | |

31:12 RESERVED

11:0 DEB_TEMP Analog HK (12bits): DEB temperature

6.1.4 Analogue housekeeping parameter transfer functions

- Voltage channel adc values are converted to voltages according to the following equation:

$$Voltage[V] = a_0 + a_1 * V_{meas}$$

and

$$v_{meas} = adc_{value} * \frac{V_{ref}}{scale}$$

with:

| scale | 4096 | | |
|-----------|------|--|--|
| V_{ref} | 3.3 | | |

and

| a0 | a_1 | channel |
|----|-------|---------|
| 0 | 3 | VDIG_IN |
| 0 | 2 | VIO |
| 0 | 1 | VCOR |
| 0 | 1 | VIVD |

Table 6-3 conversion parameters DEB

- Temperature sensor adc value (DEB_IN) is converted to temperature value with the following equation:

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 56/139

PLATO - F-FEE - Phase B2



 $temperature [°C] = a0 + a1 * v_{meas}$

and

 $v_{meas} = adc_{value} * const$

with:

| const | 3.3 / 4096 |
|----------------|------------|
| a ₀ | -273 |
| a ₁ | 110 |

6.1.5 Analogue Housekeeping Limits

| Address | Channel name | Description | Operational minimum | Operational maximum | Units |
|---------|--------------|--------------------------------|---------------------|---------------------|-------|
| 0x100C | VDIG_IN | DEB supply line voltage | 5.50 V | 6.65 V | V |
| 0x100E | VIO | DEB main internal supply | 3.20 V | 3.40 V | V |
| 0x1010 | VCOR | DEB FPGA core supply voltage | 1.45 V | 1.55 V | V |
| 0x1012 | VLVD | DEB LVDS supply voltage | 2.4 V | 2.6 V | V |
| 0x1014 | DEB_TEMP | DEB internal temp. measurement | -40°C (TBC) | +50°C (TBC) | V |

Note: The ADC channel mapping order corresponds to EM preliminary layout and is subject to change in EM and subsequent models

6.1.6 DEB Windowing Area

These parameters are used along with RMAP unverified write command. Parameters are writable and readable.

In this area, register of each address contains coordinates of one window. So the number of register used is respective to the number of active windows, which is variable from a configuration to another

A maximum of 700 windows can be stored in the F-FEE, summarized over the four CCD. The structure of the area is:

| Address (hex) | Default value | Register Title (Mnemonic) | Description | R/W Mode |
|------------------|---------------|---------------------------|-------------------------------|-------------|
| 0x2000 | 0x8000 4000 | WINDOW_1 | One active window coordinates | R/W |
| 0x2004 | 0x8000 4000 | WINDOW_2 | One active window coordinates | R/W |
| 0x2008 | 0x8000 4000 | WINDOW_3 | One active window coordinates | R/W |
| | | | One active window coordinates | |
| | | | | R/W |
| | | | | |
| 0x2AE4 | 0x8000 4000 | WINDOW_698 | One active window coordinates | R/W |
| 0x2AE8 | 0x8000 4000 | WINDOW_699 | One active window coordinates | R/W |
| 0x2AEC | 0x8000 4000 | WINDOW_700 | One active window coordinates | R/W |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 57/139

PLATO - F-FEE - Phase B2




Per CCD, the maximum number of windows that can be processed is 512.

The structure of a register (which corresponds to coordinates of one window) is:

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-------|---------|----------|---------------------|--------|-----|---------|----|----|
| name | 1 | 0 | side | | | columnX | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| name | | | | colu | mnX | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| name | 0 | 1 | | | rov | νY | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| name | | | 5 4 3 2 1 0 rowY | | | | | |
| | | | | | | | | |
| 31 | 1 | Fixed to | o 1 | | | | | |
| 30 | 0 | Fixed to | 0 0 | | | | | |
| 29 | Side | 0 : left | | | | | | |
| | | 1 : righ | | | | | | |
| 28:16 | columnX | X-coord | dinate of the | window | | | | |
| 15 | 0 | Fixed to | 0 0 | | | | | |
| 14 | 1 | Fixed to | o 1 | | | | | |
| 13:0 | rowY | Y-coord | dinate of the | window | | | | |

The following figure represents one CDD, with two active windows, one per side:



The redcross indicates position of one window, according to the content (side, column, row) of a register in the windowing area.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 58/139





Size of the window (Y-size and X-size) is configured with DTC_WDW_SIZ register. Size is the same for the four CCD.

Active windows have to be stored in the following order of their dedicated CCD number, from low address to high address, beginning at 0x2000:

- CCD#1
- CCD#2
- CCD#3
- CCD#4

And inside each "CCD list" (CCD#1, CCD#2, CCD#3 or CCD#4), windows are sorted first by X-coordinate and second by Y-coordinate.

Inside F-FEE, the distinction between "CCD list" is done by DTC_WDW_IDX register. These address pointer and length allow F-FEE to know where each "CCD list" starts and ends.

Here is an example:

CCD#1 : one active windowCCD#2 : two active windowsCCD#3 : three active windowsCCD#4 : four active windows

Contents of the windowing area:

| Address (hex) | Default value | Register Title (Mnemonic) | R/W Mode |
|------------------|---------------|---------------------------|-------------|
| 0x2000 | 0x8000 4000 | WINDOW_1 of CCD#1 | R/W |
| 0x2004 | 0x8000 4000 | WINDOW_1 of CCD#2 | R/W |
| 0x2008 | 0x8000 4000 | WINDOW_2 of CCD#2 | R/W |
| 0x200C | 0x8000 4000 | WINDOW_1 of CCD#3 | R/W |
| 0x2010 | 0x8000 4000 | WINDOW_2 of CCD#3 | R/W |
| 0x2014 | 0x8000 4000 | WINDOW_3 of CCD#3 | R/W |
| 0x2018 | 0x8000 4000 | WINDOW_1 of CCD#4 | R/W |
| 0x201C | 0x8000 4000 | WINDOW_2 of CCD#4 | R/W |
| 0x2020 | 0x8000 4000 | WINDOW_3 of CCD#4 | R/W |
| 0x2024 | 0x8000 4000 | WINDOW_4 of CCD#4 | R/W |

And the respective DTC_WDW_IDX parameter:

| WDW_IDX_4 | 0x06 |
|-----------|------|
| WDW_LEN_4 | 0x04 |
| WDW_IDX_3 | 0x03 |
| WDW_LEN_3 | 0x03 |
| WDW_IDX_2 | 0x01 |
| WDW_LEN_2 | 0x02 |
| WDW_IDX_1 | 0x00 |
| WDW_LEN_1 | 0x01 |

Index value is related to base address 0x2000 inside F-FEE

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 59/139

PLATO - F-FEE - Phase B2



6.2 AEB 1-4 Register Map

Each AEB has the following register areas:

- Critical configuration Area
- General Configuration Area
- Housekeeping Area

Each AEB has a different start address:

- AEB 1: 0x00 0001 0000
- AEB 2: 0x00 0002 0000
- AEB 3: 0x00 0004 0000
- AEB 4: 0x00 0008 0000

Details of the AEB registers are presented in the following sections.

6.2.1 AEB Critical Configuration Area

These parameters are used along with RMAP verified write command. Parameters are writable and readable.

| Address (hex) | Default value | Register Title | Description | R/W Mode |
|-----------------------|---------------|--------------------|---|-------------|
| 0x0000 | 0x0000 0000 | AEB_CONTROL | AEB mode setting, ADC and DAC control | R/W |
| 0x0004 | 0x0007 0000 | AEB_CONFIG | Watchdog, VASP and sync control | R/W |
| 0x0008 | 0x0000 0000 | AEB_CONFIG_KEY | AIT configuration key | R/W |
| 0x000C | 0x0000 0000 | AEB_CONFIG_AIT1 | VASP, ADC and analogue switches AIT control | R/W |
| 0x0010 | 0x0020 0020 | AEB_CONFIG_PATTERN | AEB pattern settings (used for testing) | R/W |
| 0x0014 | 0x0000 0000 | VASP_I2C_CONTROL | VASP 1 and VASP 2 I2C configuration control | R/W |
| 0x0018 | 0x0800 0800 | DAC_CONFIG_1 | DAC 1 and 2 voltage output control | R/W |
| 0x001C | 0x0800 0000 | DAC_CONFIG_2 | DAC 3 voltage output control | R/W |
| 0x0020 | 0x0000 0000 | RESERVED | | R/W |
| 0x0024 | 0x0063 C8C8 | PWR_CONFIG1 | CCD analog voltage power-up, power down control | R/W |
| 0x0028 | 0xC8C8 6300 | PWR_CONFIG2 | CCD analog voltage power-up, power down control | R/W |
| 0x002C | 0x0000 0000 | PWR_CONFIG3 | CCD analog voltage power-up, power down control | R/W |
| 0x0030 - 0x00FF | 0x0000 0000 | RESERVED | | R/W |

AEB_CONTROL register (0x0000):

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 60/139

PLATO - F-FEE - Phase B2



| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|----------------|-------------------|--------|----------------|-----------------|--|-----------------|----------------|-----------|
| Name | RESE | RVED | | NEV | V_STATE | | SET_STATE | AEB_RESET |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | RESEI | RVED | | ADC_DATA_RD | ADC_CFG_WR | ADC_CFG_RD | DAC_WR |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | RES | SERVED | | | |
| 31:30 29:26 | RESERVE NEW_ST | ATE Ne | change the A | AEB state. Stat | values presented es AEB_STATE_F oot be command | POWER_DOWN | and | |
| 25 | SET_STA | | | | V_STATE is read | and the AEB st | ate is changed | |
| 24 | AEB_RES | | hen set, the A | AEB FPGA is so | oft-reset. | | | |
| 23 :20 19 | RESERVE ADC_DA | _ | han sat initis | otos ADC data | read command ¹ | | | |
| 18 | ADC_CF | | | | | | | |
| 17 | ADC_CF | • • | | | guration write co guration read co | | | |
| 16 | DAC_W | _ | | • | | | DAC internal | |
| 15:0 | RESERVE | | nen set, write | es the contents | s of DAC contro | register to the | DAC Internal r | egisters |
| 13.0 | VEDEVAE | .0 | | | | | | |

| NOTE': Possible | when AEB | is in states: | AEB_STATE_ | _CONFIG, | AEB_STATE_ | _IMAGE |
|-----------------|----------|---------------|------------|----------|------------|--------|
| and AEB_STATE | _PATTERN | | | | | |

| Value | State |
|-------|-----------------------|
| 0000 | AEB_STATE_OFF |
| 0001 | AEB_STATE_INIT |
| 0010 | AEB_STATE_CONFIG |
| 0011 | AEB_STATE_IMAGE |
| 0100 | AEB_STATE_POWER_DOWN* |
| 0101 | AEB_STATE_POWER_UP* |
| 0110 | AEB_STATE_PATTERN |
| 0111 | AEB_STATE_FAILURE |
| 1xxx | unused / spare |

^{*}Intermediate states, cannot be commanded
Table 6-4: AEB states

AEB_CONFIG register (0x0004):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----|-------------------|-------------|------------------|------------------|----|----|
| Name | | | WATCH- DOG_DIS | INT_SYNC | | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | RESERVED | VASP_CDS_EN | VASP2_ CAL_EN | VASP1_ CAL_EN | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 61/139





| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
|------|----------|----------|----|----|----|----|---|---|--|--|--|--|
| Name | | RESERVED | | | | | | | | | | |
| | | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | RESERVED | | | | | | | | | | | |

| 31:26 | RESERVED | |
|--------|---------------|--|
| 25 | WATCH-DOG_DIS | Watchdog disable. When set, watchdog circuit is disabled. Default value 0. |
| 24 | INT_SYNC | Internal sync. When set, internal sync is used. Default value 0 |
| 23 :19 | RESERVED | |
| 18 | VASP_CDS_EN | VASP CDS enabled. When set, VASP correlated double sampling (CDS) is enabled. Affects both VASP ICs. |
| 17 | VASP2_CAL_EN | VASP2 calibration enable. When set, VASP 2 calibration is enabled. |
| 16 | VASP1_CAL_EN | VASP1 calibration enable. When set, VASP 1 calibration is enabled. |
| 15:0 | RESERVED | |

AEB_CONFIG_KEY register (0x0008):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|------------|----|----|-----|---------|----|----|----|--|--|--|
| Name | KEY[31:24] | | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | KEY[23:16] | | | | | | | | | | |
| | <u> </u> | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | KE' | Y[15:8] | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | | | KI | EY[7:0] | | | | | | |

31:0 KEY AIT Configuration Key. Key required to enter AIT mode. If value is equal to the AIT KEY, AIT mode is activated. Then AEB_CONFIG_AIT register can be used to control different functions.

AEB_CONFIG_AIT register (0x000C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|--------------------|------------------|------------------|---------------------|------------------|------------------|-----------------|-----------------|
| Name | OVER- RIDE_SW | RESERVED | | SW_VAN3 | SW_VAN2 | SW_VAN1 | SW_VCLK | SW_VCCD |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | OVER- RIDE_VASP | RESERVED | VASP2_ PIX_EN | VASP1_ PIX_EN | VASP2_ ADC_EN | VASP1_ ADC_EN | VASP2_ RESET | VASP1_ RESET |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | OVER- RIDE_ADC | ADC2_ EN_P5V0 | ADC1_ EN_P5V0 | PT1000_ CAL_ON_N | EN_V_MUX_N | ADC2_ PWDN_N | ADC1_ PWDN_N | ADC_ CLK_EN |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | RESE | RVED | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 62/139





| 31 | OVERRIDE_SW | Override analog power supply switches. When set, enables the AIT control of analog power supply switches using bits 28:24. When reset bits 28:24 have no effect. |
|-------|-----------------|--|
| 30:29 | RESERVED | |
| 28 | SW_VAN3 | Switch VAN3. When set switch is on (1). When reset switch is off (0). |
| 27 | SW_VAN2 | Switch VAN2. When set switch is on (1). When reset switch is off (0). |
| 26 | SW_VAN1 | Switch VAN1. When set switch is on (1). When reset switch is off (0). |
| 25 | SW_VCLK | Switch VCLK. When set switch is on (1). When reset switch is off (0). |
| 24 | SW_VCCD | Switch VCCD. When set switch is on (1). When reset switch is off (0). |
| 23 | OVERRIDE_VASP | Override VASP. When set, allows the AIT control of the VASP using bits 21:16. |
| 23 | OVERNIDE_VASI | When reset bits 21:16 have no effect. |
| 22 | RESERVED | |
| 21 | VASP2_PIX_EN | VASP 2 pixel bus enable (ena_pixel). When set, enables VASP 2 pixel bus |
| 20 | VASP1_PIX_EN | VASP 1 pixel bus enable (ena_pixel). When set, enables VASP 1 pixel bus |
| 19 | VASP2_ADC_EN | VASP 2 ADC enable (ena_adc). When set, enables VASP 2 ADC |
| 18 | VASP1_ADC_EN | VASP 1 ADC enable (ena_adc). When set, enables VASP 1 ADC |
| 17 | VASP2_RESET | VASP2 reset. When set, resets VASP2 |
| 16 | VASP1_RESET | VASP1 reset. When set, resets VASP1 |
| 15 | OVERRIDE_ADC | Override ADC. When set enables the AIT control of the ADCs using bits 14:8. When reset bits 14:8 have no effect. |
| 14 | ADC2_EN_P5V0 | ADC 2 latch up monitors enable. When set, latch up monitors for ADC 2 are |
| | | enabled. |
| 13 | ADC1_EN_P5V0 | ADC 1 latch up monitors enable. When set, latch up monitors for ADC 1 are |
| | | enabled. |
| 12 | PT1000_CAL_ON_N | Temperature sensor enable, active low. When reset (0), temperature sensor is |
| | | enabled. When set, temperature sensor is disabled. |
| 11 | EN_V_MUX_N | Switch for the BIAS voltages of both ADCs, active low. When reset (0), both |
| | | ADC BIAS voltages are switched |
| 10 | ADC2_PWDN_N | ADC 2 power down, active low. When reset, ADC 2 enters low-power mode |
| 9 | ADC1_PWDN_N | ADC 1 power down, active low. When reset, ADC 1enters low-power mode |
| 8 | ADC_CLK_EN | ADC clock enable. Not used |
| 7:0 | RESERVED | |

AEB_CONFIG_PATTERN register (0x0010):

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|-------------------------------------|---|--|------------------------|--|--|---|--|--|
| PATTERN_C | CCDID[1:0] | | | PATTERN_C | :OLS[13:8] | | | |
| | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | | | PATTER | N_COLS[7:0] | | | | |
| | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| RESEF | RVED | | | PATTERN_R | OWS[13:8] | | | |
| | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | PATTER | N_ROWS[7:0] | | | | |
| | | | | | | | | |
| | | | | | on | | | |
| _ | | Number of pa | attern column | S | | | | |
| | | Number of na | attorn rows | | | | | |
| PATTERN_ROWS Number of pattern rows | | | | | | | | |
| | PATTERN_C 23 15 RESER 7 PATTERN_PATTERN_RESERVED | PATTERN_CCDID[1:0] 23 22 15 14 RESERVED 7 6 PATTERN_CCDID PATTERN_COLS RESERVED | PATTERN_CCDID[1:0] 23 | PATTERN_CCDID[1:0] 23 22 21 20 PATTER 15 14 13 12 RESERVED 7 6 5 4 PATTERN_CCDID PATTERN_CCDID Number of pattern column RESERVED | PATTERN_CCDID[1:0] PATTERN_C 23 22 21 20 19 PATTERN_COLS[7:0] 15 14 13 12 11 RESERVED PATTERN_R 7 6 5 4 3 PATTERN_ROWS[7:0] PATTERN_COLID Number of pattern columns RESERVED | PATTERN_CCDID[1:0] PATTERN_COLS[13:8] 23 22 21 20 19 18 PATTERN_COLS[7:0] 15 14 13 12 11 10 RESERVED PATTERN_ROWS[13:8] 7 6 5 4 3 2 PATTERN_ROWS[7:0] PATTERN_COLD Number of pattern columns RESERVED | PATTERN_CCDID[1:0] PATTERN_COLS[13:8] 23 22 21 20 19 18 17 PATTERN_COLS[7:0] 15 14 13 12 11 10 9 RESERVED PATTERN_ROWS[13:8] 7 6 5 4 3 2 1 PATTERN_ROWS[7:0] PATTERN_COLD Number of pattern columns RESERVED | |

 $VASP_I2C_CONTROL\ register\ (0x0014):$

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|----|----|----|----|----|----|----|----|
|-----|----|----|----|----|----|----|----|----|

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 63/139

PLATO - F-FEE - Phase B2



| Name | | | | | VASP_CFG_AD | DDR | | | | |
|-------|--------|-----------------|-----|--|-----------------------------|--------------------------|-------------------|--------------------|--|--|
| | | | | | | T | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | | | | VASP1_CFG_D | ATA | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | | VASP2_CFG_D | ATA | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | | RESERVED | | VASP2_ SELECT | VASP1_ SELECT | CALIBRATION_START | I2C_READ START | I2C_WRITE START | | |
| | | | | JLLLCT | JLLLCT | | _JIAIN | _STAINT | | |
| 31:24 | VASP | CFG ADDR | | VASP config | uration read/wr | rite address | | | | |
| 23:16 | _ | CFG DAT | | VASP configuration read/write address VASP1 I2C configuration data | | | | | | |
| 15:8 | | CFG DAT | | | onfiguration da | | | | | |
| 7:5 | RESER\ | | | | g | | | | | |
| 4 | VASP2 | SELECT | | VASP2 select | t. Set to select \ | VASP 2 | | | | |
| 3 | | SELECT | | VASP1 select | select. Set to select VASP1 | | | | | |
| 2 | CALIBR | _ Ration_sta | ΑRT | VASP ADC c | alibration start | | | | | |
| 1 | | AD START | | VASP I2C rea | ad start for the | VASP(s) selected using b | its 4:3 | | | |
| 0 | 12C_W | rite_start | Γ | | | VASP(s) selected using k | | | | |

Note: Register write possible only in AEB states AEB_STATE_CONFIG, AEB_STATE_IDLE and AEB_STATE_IMAGE

DAC_CONFIG_1 register (0x0018):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | | | |
|-------|--------------|-------|----------------|----------------|---|---------|--------|----|--|--|--|--|--|
| Name | | RESE | RVED | | DAC_VOG[11:8] | | | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | |
| Name | DAC_VOG[7:0] | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | |
| Name | | RESE | RVED | | | DAC_VRD | [11:8] | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| Name | | | | DAC | VRD[7:0] | | | | | | | | |
| | • | | | • | | | | • | | | | | |
| 31:28 | RESERVED | | /OC valva lai | مارات المالية | .0000 | | | | | | | | |
| 27:16 | DAC_VOC | DAC V | vog value. Ini | tiai vaiue = 0 | DAC_VOG DAC VOG value. Initial value = 0x0800 | | | | | | | | |

15:12 RESERVED

11:0 DAC_VRD DAC VRD value. Initial value = 0x0800

DAC_CONFIG_2 register (0x001C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|------------------------|----|----|----|----|----|----|----|--|--|
| Name | RESERVED DAC_VOD[11:8] | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | DAC_VOD[7:0] | | | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 64/139





| BIT | 15 | 15 14 13 12 11 10 9 8 | | | | | | |
|------|----|-----------------------|---|-----|--------|---|---|---|
| Name | | RESERVED | | | | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | • | RES | SERVED | | • | |

31:28 RESERVED

27:16 DAC_VOD DAC VOD value. Initial value = 0x0800

15:0 RESERVED

Each DAC output voltage is given by the equation:

 $Vout = V_A * (D/4096)$

Where V_A = 5V and D is the decimal value of the contents of each DAC register (DAC_VOG, DAC_VRD, DAC_VOD)

PWR_CONFIG1 register (0x0024):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|--------------|----|------|----------|----|----|----|
| Name | | TIME_VCCD_ON | | | | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | TIME | _VCLK_ON | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | TIME | _VAN1_ON | | | |
| | | | | | | | | _ |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | TIME | _VAN2_ON | | | |

31:24 TIME_VCCD_ON Time delay until VCCD optocoupler takes value 1
23:16 TIME_VCLK_ON Time delay until VCLK optocoupler takes value 1
15:8 TIME_VAN1_ON Time delay until VAN1 optocoupler takes value 1
7:0 TIME_VAN2_ON Time delay until VAN2 optocoupler takes value 1

Time delay (ms) = register value * 20ms.

PWR_CONFIG2 register (0x0028):

| 30 | 29 | 28 | 27 | 2.0 | ~- | |
|---------------|----|-------|--------------------------------------|---|---|-----------------------------|
| | | 20 | 27 | 26 | 25 | 24 |
| | | TIME | _VAN3_ON | | | |
| | | | | | | |
| 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | TIME | VCCD_OFF | | | |
| | | | | | | |
| 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | TIME | _VCLK_OFF | | | |
| | | | | | | |
| 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TIME_VAN1_OFF | | | | | | |
| | 14 | 14 13 | 22 21 20 TIME_ 14 13 12 TIME 6 5 4 | 22 21 20 19 TIME_VCCD_OFF 14 13 12 11 TIME_VCLK_OFF 6 5 4 3 | 22 21 20 19 18 TIME_VCCD_OFF 14 13 12 11 10 TIME_VCLK_OFF 6 5 4 3 2 | 22 21 20 19 18 17 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 65/139

PLATO - F-FEE - Phase B2



| 31:24 | TIME_VAN3_ON | Time delay in until VAN3 optocoupler takes value 1 |
|-------|---------------|--|
| 23:16 | TIME_VCCD_OFF | Time delay in until VCCD optocoupler takes value 0 |
| 15:8 | TIME_VCLK_OFF | Time delay in until VCLK optocoupler takes value 0 |
| 7:0 | TIME_VAN1_OFF | Time delay in until VAN1 optocoupler takes value 0 |

Time delay (ms) = register value * 20ms.

PWR_CONFIG3 register (0x02C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|---------------|----|----|--------|----|----|----|
| Name | | TIME_VAN2_OFF | | | | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | TIME_VAN3_OFF | | | | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RE | SERVED | | | |
| | | | | | | | | _ |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | | | | RE | SERVED | | | |

31:24 TIME_VAN2_OFF Time delay in until VAN2 optocoupler takes value 0
23:16 TIME_VAN3_OFF Time delay in until VAN3 optocoupler takes value 0
15:0 RESERVED

Time delay (ms) = register value * 20ms.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 66/139

PLATO - F-FEE - Phase B2



6.2.2 AEB General Configuration Area

These parameters are used along with RMAP unverified write command. Parameters are writable and readable.

| Address (hex) | Default value | Register Title | Description | R/W Mode |
|------------------|---------------|----------------|-----------------------------------|----------|
| 0x0100 | 0x5640 003F | ADC1_CONFIG_1 | ADC 1 configuration set | R/W |
| 0x0104 | 0x00F0 0000 | ADC1_CONFIG_2 | ADC 1 configuration set- tings | R/W |
| 0x0108 | 0x0000 0000 | ADC1_CONFIG_3 | tiligs | R/W |
| 0x010C | 0x5640 008F | ADC2_CONFIG_1 | ADC 2 configuration set | R/W |
| 0x0110 | 0x003F 0000 | ADC2_CONFIG_2 | ADC 2 configuration set- | R/W |
| 0x0114 | 0x0000 0000 | ADC2_CONFIG_3 | tings | R/W |
| 0x0118 | 0x0000 0000 | RESERVED | | R/W |
| 0x011C | 0x0000 0000 | VESEVAED | | IV V V |
| 0x0120 | 0x1FFFF FFFF | SEQ_CONFIG_1 | | R/W |
| 0x0124 | 0x0E1F 0011 | SEQ_CONFIG_2 | | R/W |
| 0x0128 | 0x0000 0000 | SEQ_CONFIG_3 | | R/W |
| 0x012C | 0x0000 0000 | SEQ_CONFIG_4 | | R/W |
| 0x0130 | 0x0000 0000 | SEQ_CONFIG_5 | | R/W |
| 0x0134 | 0x0000 0000 | SEQ_CONFIG_6 | CCD sequencer configura- | R/W |
| 0x0138 | 0x0000 0000 | SEQ_CONFIG_7 | tion parameters | R/W |
| 0x013C | 0x0000 0000 | SEQ_CONFIG_8 | | R/W |
| 0x0140 | 0x08C5 0000 | SEQ_CONFIG_9 | *(Default values TBC) | R/W |
| 0x0144 | 0x88C5 0000 | SEQ_CONFIG_10 | | R/W |
| 0x0148 | 0x0A00 0000 | SEQ_CONFIG_11 | | R/W |
| 0x014C | 0x08C5 118A | SEQ_CONFIG_12 | | R/W |
| 0x0150 | 0x0000 0000 | SEQ_CONFIG_13 | | R/W |
| 0x0154 | 0x0000 0000 | SEQ_CONFIG_14 | | R/W |
| 0x0158 | 0x0000 0000 | RESERVED | | R/W |
| 0x015C | 0x0000 0000 | RESERVED | | R/W |
| 0x0160 | 0x0000 0000 | | | |
| - 0x0FFF | | RESERVED | | R/W |

^{*} Many of the registers described in SEQ_CONFIG field are used for testing purposes. The field is likely to be modified in later stages.

Table 6-5:AEB General Configuration Area

ADC1_CONFIG_1 register (0x0100):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|--------|--------|--------|-------|--------|------------|------|----|
| Name | 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | IDLMOD | | DLY | | | SBCS DRATE | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | AINP | | | | AINN | I | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 67/139

PLATO - F-FEE - Phase B2



| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------|--|---|--|---|--|--|--|
| Name | | | | | DIFF | | | |
| | | | | | | | | |
| 31 | 0 | | | | | | | |
| 30 | SPIRST | This place device. Th reset, it is 0 = Reset | s a lower lim le SPI interfact ready for a n when SCLK in | it on the free ce only is rese ew command nactive for 40 | quency of SCL et and not the I. 196fCLK cycles | CLK is inactive the K in which to re device itself. W (256µs, fCLK = 1d-Channel mode | ad or write d hen the SPI i | lata to the nterface is ult). |
| 29 | MUXMOD | 0 = Auto-In Auto-S DIFF7) an readings of These selection for 1 = Fixed-In Fixed-C measurem AINP and In this meeffect. No | Scan Mode (can mode, the data of the selected ections are managed by the selected ections are managed by the selected ections are managed by the selected ections are the selected ections are the selected ections. The selected ections which is the selected ections are selected ections and the selected ections are selected ections. | lefault) ne input char ended chann d. ade in registe ings in regist is. le negative mea s DIFF, AINO- not possible | nnel selections nels (AINO–AIN ers DIFF, AINO- er MUXSCH ha analog input cl surement char AIN15, REF, G | mode of operation and operation are eight different and the second are eight different and the second are eight different and the second are se | rential channer, five internation, TEMP, VCC ee the Auto-Seelected for the are selected in the are selected in the control of the are selected in the control of the contro | al monitor and OFF- can Mode the positive in registers T have no |
| 28 | BYPAS | This bit se ADC inpu | lects either th $t. 0 = ADC in$ | e internal or puts use inter | external conne rnal multiplexe | ction from the m r connection (def | | |
| 27 | CLKENB | This bit er crystal osc | | ck output on L circuit. 0 = | pin CLKIO. The | e clock output or on CLKIO disable | | |
| 26 | CHOP | This bit er 0 = Chop | | pping feature | e on the extern | al multiplexer lo | op. | |
| 25 | STAT | When rea conversion disabled. 0 = Status | ding channel | ver, in some A | | status byte is nor ating modes, the | | |
| 24 23 | 0 IDLMOD | Sleep mod the run m 0 = Select | de offers lowe | er power cons de | | ot converting, Sta las a longer wake | | |
| 22:20 | DLY | These bits but before the full se | set the amore e starting a re ettling of ext | unt of time the new conversion ternal filtering | on. This value s g or buffering | ill delay after ind should be set lar circuits used be | ge enough to | allow for |
| 19:18 | SBCS | These bits 0 = Senso 1 = 1.5µA | set the sensor r Bias Current Source | or bias curren | | 000) | | |
| 17:16 | DRATE | 3 = 24µA These bits | set the data | rate of the co | onverter. | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 68/139





| 15:12 | AINP | AINP bits select the analog input channel for the positive ADC input when the ADC is used in Fixed-Channel Mode. |
|-------|------|--|
| 11:8 | AINN | AINN bits select the analog input channel for the negative ADC input when the ADC is used in Fixed-Channel Mode. |
| 7:0 | DIFF | These bits select the input channels and the internal readings for measurement in Auto-Scan mode. DIFF7 = bit 7, DIFF0 = bit 0 0 = Channel not selected within a reading sequence. |

Note: More information regarding the contents of ADC1_CONFIG register can be found in RD-03

1 = Channel selected within a reading sequence

ADC1_CONFIG_2 register (0x0104):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|-------|-------|-------|-------|-------|-------|------|--------|
| Name | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 |
| | | | | | | | | _ |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 |

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15:14 | AIN7 AIN6 AIN5 AIN4 AIN3 AIN2 AIN1 AIN0 AIN15 AIN14 AIN13 AIN12 AIN11 AIN10 AIN9 AIN8 00 | Bits 31:16 select the adjacent input pins for measurement in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
|---|--|--|
| 13 | REF | External reference measurement enable in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 12 | GAIN | Devoice gain enable in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 11 | TEMP | On-hip temperature sensor measurement enable in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 10 | VCC | Total analog power supply voltage measurement enable in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 69/139



CIO1 CIO0



| 9 | 0 | |
|---|--------|---|
| 8 | OFFSET | Common mode voltage measurement enable in Auto-Scan mode. |
| | | The differential output of the ADC internal multiplexer is shorted together for this measure- |
| | | ment. |
| | | 0 = Channel not selected within a reading sequence. |
| | | 1 = Channel selected within a reading sequence |
| 7 | CIO7 | |
| 6 | CIO6 | |
| 5 | CIO5 | Bits 7:0 configure the ADC GPIO pins as inputs or as outputs |
| 4 | CIO4 | 0 = GPIO is an output |
| 3 | CIO3 | 1 = GPIO is an input |
| 2 | CIO2 | |

ADC1_CONFIG_3 register (0x0108):

| DIT | 2.4 | 20 | 2.0 | 2.0 | 2.7 | 2.6 | 25 | 2.4 | | |
|------|----------|------|------|------|------|------|------|------|--|--|
| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| Name | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | RESERVED | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | RESERVED | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | RESERVED | | | | | | | | | |

| 31 | DIO7 | Bits 31:24 are used for reading and writing data to the ADC GPIO pins. |
|------|----------|--|
| | _ | · · · · · · · · · · · · · · · · · · · |
| 30 | DIO6 | 0 = GPIO is logic low, 1 = GPIO is logic high |
| 29 | DIO5 | |
| 28 | DIO4 | |
| 27 | DIO3 | |
| 26 | DIO2 | |
| 25 | DIO1 | |
| 24 | DIO0 | |
| 23:0 | RESERVED | |

ADC2_CONFIG_1 register (0x010C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|--------|--------|--------|-------|--------|-------|--------|--------|--|--|
| Name | 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINN0 | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 70/139

PLATO - F-FEE - Phase B2



| 31 | RESERVED | |
|-------|----------|--|
| 30 | SPIRST | This bit sets the number of fCLK cycles in which SCLK is inactive the SPI interface will reset. This places a lower limit on the frequency of SCLK in which to read or write data to the device. The SPI interface only is reset and not the device itself. When the SPI interface is reset, it is ready for a new command. $0 = \text{Reset}$ when SCLK inactive for 4096fCLK cycles (256µs, fCLK = 16MHz) (default). $1 = \text{Reset}$ This bit sets either the Auto-Scan or Fixed-Channel mode of operation. |
| 29 | MUXMOD | This bit sets either the Auto-Scan or Fixed-Channel mode of operation. O = Auto-Scan Mode (default) In Auto-Scan mode, the input channel selections are eight differential channels (DIFF0–DIFF7) and 16 single-ended channels (AIN0–AIN15). Additionally, five internal monitor readings can be selected. These selections are made in registers DIFF, AIN0-AIN15, REF, GAIN, TEMP, VCC and OFF-SET. In this mode, settings in register MUXSCH have no effect. See the Auto-Scan Mode section for more details. 1 = Fixed-Channel Mode In Fixed-Channel mode, any of the analog input channels may be selected for the positive measurement and the negative measurement channels. The inputs are selected in registers AINP and AINN. |
| 28 | BYPAS | In this mode, registers DIFF, AINO-AIN15, REF, GAIN, TEMP, VCC and OFFSET have no effect. Note that it is not possible to select the internal monitor readings in this mode when SCLK inactive for 256fCLK cycles (16µs, fCLK = 16MHz). This bit selects either the internal or external connection from the multiplexer output to the ADC input. 0 = ADC inputs use internal multiplexer connection (default). 1 = ADC inputs |
| 27 | CLKENB | use external ADC inputs (ADCINP and ADCINN). This bit enables the clock output on pin CLKIO. The clock output originates from the device crystal oscillator and PLL circuit. 0 = Clock output on CLKIO disabled. 1 = Clock output on CLKIO enabled (default). |
| 26 | CHOP | This bit enables the chopping feature on the external multiplexer loop. 0 = Chopping Disabled (default) 1 = Chopping Enabled |
| 25 | STAT | When reading channel data from the ADS1258, a status byte is normally included with the conversion data. However, in some ADS1258 operating modes, the status byte can be disabled. 0 = Status Byte Disabled |
| 24 | RESERVED | 1 = Status Byte Enabled (default) |
| 23 | IDLMOD | This bit selects the Idle mode when the device is not converting, Standby or Sleep. The Sleep mode offers lower power consumption but has a longer wake-up time to re-enter the run mode. 0 = Select Standby Mode 1 = Select Sleep Mode (default |
| 22:20 | DLY | These bits set the amount of time the converter will delay after indexing to a new channel but before starting a new conversion. This value should be set large enough to allow for the full settling of external filtering or buffering circuits used between the MUXOUTP, |
| 19:18 | SBCS | MUXOUTN, and ADCINP, ADCINN pins. (default = 000) These bits set the sensor bias current source. 0 = Sensor Bias Current Source Off (default) 1 = 1.5μA Source 3 = 24μA Source |
| 17:16 | DRATE | These bits set the data rate of the converter. |
| 15:12 | AINP | AINP bits select the analog input channel for the positive ADC input when the ADC is used in Fixed Channel Mode. |
| 11:8 | AINN | in Fixed-Channel Mode. AINN bits select the analog input channel for the negative ADC input when the ADC is used in Fixed-Channel Mode. |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 71/139





24

7:0 DIFF

These bits select the input channels and the internal readings for measurement in Auto-Scan mode. DIFF7 = bit 7, DIFF0 = bit 0

27

26

25

0 = Channel not selected within a reading sequence.

1 = Channel selected within a reading sequence

Note: More information regarding the contents of ADC2_CONFIG register can be found in RD-03

28

ADC2_CONFIG_2 register (0x0110):

30

| Name | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 | |
|--|---|---|-------|-------|-------|-------|------|--------|--|
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 | |
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 | AIN7 AIN6 AIN5 AIN4 AIN3 AIN2 AIN1 AIN0 AIN15 AIN14 AIN13 AIN12 AIN11 AIN10 AIN9 AIN8 AIN15 0 REF | IN6 IN5 IN4 IN3 IN2 IN1 IN0 Bits 31:15 select the adjacent input pins for measurement in Auto-Scan mode. IN15 0 = Channel not selected within a reading sequence IN14 1 = Channel selected within a reading sequence IN13 IN12 IN11 IN10 IN9 IN8 IN15 | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 72/139

On-hip temperature sensor measurement enable in Auto-Scan mode.

Total analog power supply voltage measurement enable in Auto-Scan mode.

1 = Channel selected within a reading sequence Devoice gain enable in Auto-Scan mode.

0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence

0 = Channel not selected within a reading sequence1 = Channel selected within a reading sequence

0 = Channel not selected within a reading sequence1 = Channel selected within a reading sequence

Date of Rev.: 11.05.2020

GAIN

TEMP

VCC

0

12

11

10





| 8 | OFFSET | Common mode voltage measurement enable in Auto-Scan mode. The differential output of the ADC internal multiplexer is shorted together for this measurement. 0 = Channel not selected within a reading sequence. 1 = Channel selected within a reading sequence |
|---|--------|---|
| 7 | CIO7 | |
| 6 | CIO6 | |
| 5 | CIO5 | Pite 7:0 configure the ADC CDIO pine as inputs or as outputs |
| 4 | CIO4 | Bits 7:0 configure the ADC GPIO pins as inputs or as outputs |
| 3 | CIO3 | 0 = GPIO is an output 1 = GPIO is an input |
| 2 | CIO2 | |
| 1 | CIO1 | |
| 0 | CIO0 | |

ADC2_CONFIG_3 register (0x0114):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----------|------|------|------|--------|------|------|------|--|
| Name | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | RESERVED | | | | | | | | |

| · | | |
|------|----------|--|
| 31 | DIO7 | Bits 31:24 are used for reading and writing data to the ADC GPIO pins. |
| 30 | DIO6 | 0 = GPIO is logic low, |
| 29 | DIO5 | 1 = GPIO is logic high |
| 28 | DIO4 | |
| 27 | DIO3 | |
| 26 | DIO2 | |
| 25 | DIO1 | |
| 24 | DIO0 | |
| 23:0 | RESERVED | |
| | | |

SEQ_CONFIG_1 register (0x0120):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----------|-------------|----|------|----------|----------|----|----------|
| Name | RESE | RVED | | | SEQ_O | E[21:16] | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | SEQ_ | OE[15:8] | | | |
| | | | | | | | | <u>,</u> |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | SEQ | _OE[7:0] | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | RESERVED | ADC_CLK_DIV | | | | | | |

31:30 RESERVED

Title: F-FEE - Command / Data Interface Control Document Identifier: PLATO-DLR-PL-ICD-0007 Issue / Revision: 1/2 Page: 73/139

11.05.2020 Date of Rev.:

PLATO - F-FEE - Phase B2



29:8 SEQ_OE

CCD sequencer output enable. Controls all the outputs driven to the CCD. The output that is controlled by each bit is shown in Table 6-6. This field is used for testing purposes and may be removed in later stages.

1 = Output enabled

0 = Output disabled

7 RESERVED 6:0 ADC_CLK_DIV

ADC clock divider. Used for dividing the 100MHz clock and generating the VASP ADC clock. The frequency of the clock is given by the equation below. Value 0x21 produces an ADC frequency of \sim 2.94 MHZ and 0x1F produces an ADC frequency of 3.125 MHz

$$F_{ADC}(MHz) = \frac{100 MHz}{(ADC_CLK_DIV + 1)}$$

| Register bit | SEQ_OE bit | Name | Description | Desired value |
|--------------|------------|------------|---|---------------|
| 29 | 21 | CCD Enable | Enables external clock buffer | 1 |
| 28 | 20 | SPARE | Spare output enable used for testing | 0 |
| 27 | 19 | TSTLINE | CCD line valid output enable, used for testing | 0 |
| 26 | 18 | TSTFRM | CCD frame valid output enable, used for testing | 0 |
| 25 | 17 | VASPCLAMP | VASP clamp output enable | 1 |
| 24 | 16 | PRECLAMP | External pre-clamp circuit | 0 |
| 23 | 15 | IG | CCD Integrate gate output enable | 1 |
| 22 | 14 | TG | CCD transfer gate output enable | 1 |
| 21 | 13 | DG | CCD dump gate output enable | 1 |
| 20 | 12 | RPHIR | RphiR CCD clock output enable | 1 |
| 19 | 11 | SW | CCD Summing well output enable | 1 |
| 18 | 10 | RPHI3 | CCD Rphi3 clock output enable | 1 |
| 17 | 9 | RPHI2 | CCD Rphi2 clock output enable | 1 |
| 16 | 8 | RPHI1 | CCD Rphi1 clock output enable | 1 |
| 15 | 7 | SPHI4 | CCD Sphi4 clock output enable | 1 |
| 14 | 6 | SPHI3 | CCD Sphi3 clock output enable | 1 |
| 13 | 5 | SPHI2 | CCD Sphi2 clock output enable | 1 |
| 12 | 4 | SPHI1 | CCD Sphi1 clock output enable | 1 |
| 11 | 3 | IPHI4 | CCD Iphi3 clock output enable | 1 |
| 10 | 2 | IPHI3 | CCD lphi3 clock output enable | 1 |
| 9 | 1 | IPHI2 | CCD lphi2 clock output enable | 1 |
| 8 | 0 | IPHI1 | CCD lphi1 clock output enable | 1 |

Table 6-6: SEQ_OE bit description

SEQ_CONFIG_2 register (0x0124):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----|------------------|----|--------|-----------|----|----|----|--|
| Name | | | | ADC_CL | K_LOW_POS | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | ADC_CLK_HIGH_POS | | | | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | CDS_CL | K_LOW_POS | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 74/139





| Name | | CDS_CLK_HIGH_POS |
|-------|------------------|---|
| | | |
| 31:24 | ADC_CLK_LOW_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the VASP ADC clock goes from high to low (negative edge). |
| | | Note: According to RD-02, the VASP ADC clock duty cycle should be 50%. ADC_CLK_LOW_POS and ADC_CLK_HIGH_POS should be set so that the 50% duty cycle is assured. |
| 23:16 | ADC_CLK_HIGH_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the VASP ADC clock goes from low to high (positive edge). |
| 15:8 | CDS_CLK_LOW_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the VASP CDS clock goes from high to low (negative edge). |
| 7:0 | CDS_CLK_HIGH_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the VASP CDS clock goes from low to high (positive edge). |

SEQ_CONFIG_3 register (0x0128):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|-------|--|-------------------|----------|---|------------------|--------------|---------------|-----------|--|--|--|
| | 51 | 30 | 23 | | =: | 20 | 23 | 24 | | | |
| Name | | RPHIR_CLK_LOW_POS | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | RPHIR_CL | .K_HIGH_POS | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RPHI1_CL | K_LOW_POS | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | | | RPHI1_CL | .K_HIGH_POS | | | | | | |
| | | | | | | | | | | | |
| 31:24 | RPHIR_CL | K_LOW_POS | Position | in the pixel | duration (from | 0 to ADC_CLK | (_DIV) when | the RPHIR | | | |
| | _ | | | | to low (negativ | | _ , | | | | |
| 23:16 | RPHIR _CI | LK_HIGH_POS | Position | in the pixel | duration (from | 0 to ADC_CLK | (_DIV) when | the RPHIR | | | |
| | | | clock go | es from low to | o high (positive | e edge). | | | | | |
| 15:8 | RPHI1_CL | K_LOW_POS | | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the RPHI1 | | | | | | | |
| | | | | clock goes from high to low (negative edge). | | | | | | | |
| 7:0 | RPHI1_CL | K_HIGH_POS | | | | 0 to ADC_CLK | (_DIV) when i | the RPHI1 | | | |
| | clock goes from low to high (positive edge). | | | | | | | | | | |

SEQ_CONFIG_4 register (0x012C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------|----|--------------------|----|----------|-------------|----|----|----|--|--|--|
| Name | | RPHI2_CLK_LOW_POS | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | RPHI2_CL | .K_HIGH_POS | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | | | | RPHI3_CL | K_LOW_POS | | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | RPHI3_CLK_HIGH_POS | | | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 75/139





| 31:24 | RPHI2_CLK_LOW_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the RPHI2 clock goes from high to low (negative edge). |
|-------|--------------------|--|
| 23:16 | RPHI2_CLK_HIGH_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the RPHI2 clock goes from low to high (positive edge). |
| 15:8 | RPHI3_CLK_LOW_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the RPHI3 clock goes from high to low (negative edge). |
| 7:0 | RPHI3_CLK_HIGH_POS | Position in the pixel duration (from 0 to ADC_CLK_DIV) when the RPHI3 clock goes from low to high (positive edge). |

SEQ_CONFIG_5 register (0x0130):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|------------|--|----------------|--|---------------|-----------------|---------------|-------------|----------|--|--|--|
| Name | | SW_CLK_LOW_POS | | | | | | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | | | | SW_CLK | _HIGH_POS | | | | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | VASP_ OUT_CTRL | RESERVED | | | VASP_OL | JT_EN_POS | | | | | |
| | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | | | VASP_O | UT_EN_POS | | | | | | |
| 31:24 | SW_CLK_ | LOW_POS | | | ation (from 0 · | to ADC_CLK_DI | V) when the | SW clock | | | |
| 23:16 | SW_CLK_ | HIGH_POS | Position in t | he pixel dura | ntion (from 0 | to ADC_CLK_DI | V) when the | SW clock | | | |
| 15 | VASP_OU | T_CTRL | goes from low to high (positive edge). VASP output control enable. Used only for testing 1 = Enable control of VASP digital output (enapixel pin) 0 = Disable control of VASP digital output, VASP digital output always active | | | | | | | | |
| 14 13:0 | 0 = Disable control of VASP digital output, VASP digital output always activ RESERVED VASP_OUT_EN_POS Position within pixel line where VASP output is enabled. Must be greater VASP_OUT_DIS_POS. Used only for testing | | | | | | | | | | |

SEQ_CONFIG_6 register (0x0134):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|-----------------------|----------|------------------|-----------|--------|----|----|----|--|
| Name | VASP_OUT_ CTRL_INV | RESERVED | VASP_OUT_DIS_POS | | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | V | ASP_OUT_D | IS_POS | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RESERVE | D | | | | |
| | | | • | | | _ | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | | | • | RESERVE | D | | • | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 76/139

PLATO - F-FEE - Phase B2



31 VASP_OUT_CTRL_INV When enabled, VASP digital output is normally disabled, and becomes enabled between VASP_OUT_DIS_POS and VASP_OUT_EN_POS. Used only for

1 = Invert the effect of VASP output control, VASP output active between

VASP_OUT_DIS_POS and VASP_OUT_EN_POS

0 = VASP output active between VASP_OUT_DIS_POS and

VASP_OUT_EN_POS

30 RESERVED

29:16 VASP_OUT_DIS_POS Position within pixel line where VASP output is disabled. Must be less than

VASP_OUT_EN_POS. Used only for testing

15:0 **RESERVED**

SEQ_CONFIG_7 register (0x0138):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|----------|----|----|-----|--------|----|----|----|--|--|
| Name | RESERVED | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | | | RES | SERVED | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | RES | SERVED | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | RESERVED | | | | | | | | | |

31:0 **RESERVED**

SEQ_CONFIG_8 register (0x013C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|----------|-----------------|----|-----|--------|----|----|----|--|--|
| Name | RESERVED | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | RESERVED | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | RES | SERVED | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 7 6 5 4 3 2 1 0 | | | | | | | | |
| Name | RESERVED | | | | | | | | | |

31:0 **RESERVED**

SEQ_CONFIG_9 register (0x0140):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|-------------|------|----|-------------|----|----|----|----|--|--|
| Name | RESE | RVED | | FT_LOOP_CNT | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | FT_LOOP_CNT | | | | | | | | | |

Title: F-FEE - Command / Data Interface Control Document Issue / Revision: 1/2 Page:

Date of Rev.: 11.05.2020 Identifier: PLATO-DLR-PL-ICD-0007

77/139





| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
|------|-----------------|----------|----|--------------|----|----|---|---|--|--|
| Name | LTO_ ENABLED | RESERVED | | LTO_LOOP_CNT | | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 5 4 3 2 1 0 | | | | | | |
| Name | LTO_LOOP_CNT | | | | | | | | | |

31:30 RESERVED

29:16 FT_LOOP_CNT Frame Transfer loop count. Number of lines to be transferred from CCD Image

section to CCD store section

15 LTO_ENABLED Line Transfer 0 (Line Dump) enable

14 RESERVED

13:0 LTO_LOOP_CNT Number of lines to be dumped

SEQ_CONFIG_10 register (0x0144):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------------------|--|----------|-----------------|--|-----------------|-------|----|----|--|--|
| Name | LT1_ ENABLED | RESERVED | | | LT1_LOOF | P_CNT | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | | | | LT1_LOO | P_CNT | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | LT2_ ENABLED | RESERVED | LT2_LOOP_CNT | | | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | | | | LT2_LOO | P_CNT | | | | | |
| 31 30 | LT1_ENABLED Line Transfer 1 (Image Transfer) enable RESERVED | | | | | | | | | |
| 29:0 15 14 | LT1_LO0 LT2_ENA RESERVE | ABLED | | Number of image lines, after line dump to be transferred Line Transfer 2 (Line Dump) enable | | | | | | |
| 13:0 | LT2_LO | OP_CNT | Number of lines | , after line tra | ansfer to be du | umped | | | | |

SEQ_CONFIG_11 register (0x0148):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|---------------------|----------|----|--------------|-----------|----|----|----|--|--|
| Name | LT3_ ENABLED | RESERVED | | LT3_LOOP_CNT | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | LT3_LOOP_CNT | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | PIX_LOOP_C | NT[31:24] | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | PIX_LOOP_CNT[23:16] | | | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 78/139

PLATO - F-FEE - Phase B2



31 LT3_ENABLED Line Transfer 3 (Parallel Overscan) enable

30 RESERVED

29:16 LT3_LOOP_CNT Number of Overscan Lines to be transferred

15:0 PIX_LOOP_CNT[31:16] Number of pixels (image and serial overscan) per line.

SEQ_CONFIG_12 register (0x014C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|-------------------|----------|-------------|------------|----------|------|----|----|--|
| Name | | | | PIX_LOOP_0 | NT[15:8] | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | PIX_LOOP_CNT[7:0] | | | | | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | PC_ ENABLED | RESERVED | | | PC_LOOP | _CNT | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 4 3 2 1 0 | | | | | | |
| Name | PC_LOOP_CNT | | | | | | | | |

Pre-cleaning function enabled

31:16 PIX_LOOP_CNT[15:0]

Number of pixels (image and serial overscan) per line

15 PC_ENABLED

14 RESERVED

13:0

Number of lines to be dumped during the pre-cleaning

SEQ_CONFIG_13 register (0x0150):

PC_LOOP_CNT

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
|------|---------------|------|----|---------------|----------|-------|----|----|--|--|
| Name | RESE | RVED | | INT1_LOOP_CNT | | | | | | |
| | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Name | INT1_LOOP_CNT | | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | RESE | RVED | | | INT2_LOO | P_CNT | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | INT2_LOOP_CNT | | | | | | | | | |

31:30 RESERVED

29:16 INT1_LOOP_CNT Desired integration time before pre-cleaning.

Time (ns) = $340*(ADC_CLK_DIV+1)*10 ns*INT1_LOOP_CNT$

15:14 RESERVED

13:0

INT2_LOOP_CNT Desired integration time after pre-cleaning

Time (ns) = $340*(ADC_CLK_DIV+1)*10 ns* INT2_LOOP_CNT$

SEQ_CONFIG_14 register (0x0154):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----|----------|----|----|----|----|----|----|--|
| Name | | RESERVED | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 79/139

PLATO - F-FEE - Phase B2



| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
|------|----------|-------------------|----|-----|--------|----|----|----|--|--|
| Name | | RESERVED RPHI_INV | | | | | | | | |
| | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| Name | | | | RES | SERVED | | | | | |
| | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | RESERVED | | | | | | | | | |

31:24 RESERVED

24 SPHI_INV S

Sphi reverse clocking.

1 = Sphi revese clocking enabled 0 = Sphi revese clocking disabled

23:17 RESERVED

16 RPHI_INV

Rphi reverse clocking.

1 = Rphi revese clocking enabled

0 = Rphi revese clocking disabled

15:0 RESERVED

6.2.3 AEB Housekeeping Area

| Address (hex) | Default value | Register Title | Description | R/W Mode |
|-----------------------|---------------|--|---|----------|
| 0x1000 | NA | AEB_STATUS | AEB, VASP DAC and ADC status | R |
| 0x1004 | 0x0000 0000 | RESERVED | | R |
| 0x1008 | NA | TIMESTAMP_1 | Tim actamp value | R |
| 0x100C | NA | TIMESTAMP_2 | Timestamp value | ĸ |
| 0x1010 - 0x1063 | NA | ADC_RD_DATA 21 * 4 Bytes = 84 Bytes | Housekeeping ADC data from 21 channels | R |
| 0x1060 - 0x107F | 0x0000 0000 | RESERVED | | R |
| 0x1080 | NA | ADC1_RD_CONFIG_1 | | |
| 0x1084 | NA | ADC1_RD_CONFIG_2 | ADC 1 configuration cottings | R |
| 0x1088 | NA | ADC1_RD_CONFIG_3 | ADC 1 configuration settings | IV. |
| 0x108C | NA | ADC1_RD_CONFIG_4 | | |
| 0x1090 | NA | ADC2_RD_CONFIG_1 | | |
| 0x1094 | NA | ADC2_RD_CONFIG_2 | ADC 2 configuration settings | R |
| 0x1098 | NA | ADC2_RD_CONFIG_3 | ADC 2 configuration settings | IX. |
| 0x109C | NA | ADC2_RD_CONFIG_4 | | |
| 0x10A0 | NA | VASP_RD_CONFIG | VASP 1 and VASP 2 digital output values | R |
| 0x10B4 - 0x11EF | 0x0000 0000 | RESERVED | | R |
| 0x11F0 | NA | REVISION/ ID_1 | | |
| 0x11F4 | NA | REVISION/ ID_2 | FPGA design version, date, time | D D |
| 0x11F8 | NA | REVISION/ ID_3 | and SVN version | R |
| 0x11FC | NA | REVISION/ ID_4 | | |

Table 6-7: AEB housekeeping area

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 80/139

PLATO - F-FEE - Phase B2



AEB_STATUS register (0x1000):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|--------|--------------------|------------|---|------------------|-----------------|---------------------|-----------------|---------------|--|--|--|
| Name | | RESEI | RVED | | | AEB_ST | ATUS | | | | |
| | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Name | VASP2_ | VASP1_ | DECE | D) /ED | DAC_CFG_ | ADC_CFG_ | ADC_CFG_ | ADC_DAT_ | | | |
| Name | CFG_RUN | CFG_RUN | KESE | RVED | WR_RUN | RD_RUN | WR_RUN | RD_RUN | | | |
| | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Name | ADC_ | ADC2_ | ADC1_ | ADC_ | ADC_ | ADC_ | ADC2_ | ADC1_ | | | |
| Ivanie | ERROR | LU | LU | DAT_RD | CFG_RD | CFG_WR | BUSY | BUSY | | | |
| | | | | | | | 1 | 1 | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Name | | | | RE | ESERVED | | | | | | |
| | | | | | | | | | | | |
| 31:28 | RESERVE | | | | | | | | | | |
| 27:24 | AEB_STA | | | | | B state numberi | | | | | |
| 23 | VASP2_C | FG_RUN | | | | icates that VASP | 2 is under cor | nfiguration | | | |
| 2.2 | \/AGD4_G | SEC DUN | | 2c write or ca | | | 4 ' 1 | . | | | |
| 22 | VASP1_C | .FG_RUN | | | | icates that VASP | 1 is under cor | ifiguration | | | |
| 21:20 | RESERVE | D | (IZC read, IZ | 2c write or ca | iibration) | | | | | | |
| 19 | | G_WR_RUN | DAC config | uration runni | na If set indic | ates that DAC co | onfiguration is | running | | | |
| 18 | | G_RD_RUN | | | | indicates that th | | | | | |
| . • | , c_c. | 0 | | ters are being | | a.cates tilat til | | , 15 0 1 0110 | | | |
| 17 | ADC_CF | G_WR_RUN | ADC config | juration write | running. If se | t, indicates that | | | | | |
| | | | | | ADC2_CONF | IG are being wi | ritten to the A | ADC1 and | | | |
| | | | | nal registers | | | | | | | |
| 16 | ADC_DA | T_RD_RUN | | | | that HK data is | | | | | |
| | | | | | s of each chan | nel are available | in ADC_RD_D | ATA regis- | | | |
| 15 | ADC EDI | DOD. | ters after the Indicates Al | e bit is reset. | | | | | | | |
| 14 | ADC_ERI ADC2_LU | | | n-up monitor | was sot | | | | | | |
| 13 | ADC2_LC | | | n-up monitor | | | | | | | |
| 12 | ADC_DA | | | | | data is being rea | nd from the Al |)Cs | | | |
| 11 | ADC_CF | | | | | | | | | | |
| | | - <u>-</u> | ADC configuration reading. If set, indicates that configuration is being read from the internal ADC registers | | | | | | | | |
| 10 | ADC_CF | G_WR | | | | | | | | | |
| | | | | nal ADC regis | | | | | | | |
| 9 | ADC2_BI | | | | | 2 is busy (not in i | | | | | |
| 8 | ADC1_BI | | ADC 1 busy | . If set, indica | ates that ADC | 1 is busy (not in i | dle state). | | | | |
| 7:0 | RESERVE | ט | | | | | | | | | |
| | | | | | | | | | | | |

RESERVED register (0x1004):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----------|----|-----|--------|----|----|----|
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | RESERVED | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 81/139

PLATO - F-FEE - Phase B2



| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------|----------|-----------------|----|----|----|----|---|---|
| Name | | RESERVED | | | | | | |
| | | | | | | | | |
| BIT | 7 | 7 6 5 4 3 2 1 0 | | | | | | |
| Name | RESERVED | | | | | | | |

31:0 RESERVED

TIMESTAMP_1 register (0x1008):

| | | 1 | | | | | | |
|------|------------------|------------------|----|--------|------------|----|----|----|
| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Name | | | | TIMEST | AMP[63:56] | | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | TIMESTAMP[55:48] | | | | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | TIMESTAMP[32:39] | | | | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | TIMESTAMP[31:24] | | | | | | | |
| | | | | | | | | |

31:16 TIMESTAMP[63:24]

Internally generated timestamp, incrementing with each sync pulse

TIMESTAMP_2 register (0x100C):

| Name TIMESTAMP[31:24] BIT 23 22 21 20 19 18 17 16 Name TIMESTAMP[23:16] BIT 15 14 13 12 11 10 9 8 Name TIMESTAMP[15:8] BIT 7 6 5 4 3 2 1 0 | BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--|------|------------------|-----------------|----|---------|------------|----|----|----|
| Name TIMESTAMP[23:16] BIT 15 14 13 12 11 10 9 8 Name TIMESTAMP[15:8] | Name | | | | TIMESTA | AMP[31:24] | | | |
| Name TIMESTAMP[23:16] BIT 15 14 13 12 11 10 9 8 Name TIMESTAMP[15:8] | | | | | | | | | |
| BIT 15 14 13 12 11 10 9 8 Name TIMESTAMP[15:8] | BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name TIMESTAMP[15:8] | Name | TIMESTAMP[23:16] | | | | | | | |
| Name TIMESTAMP[15:8] | | | | | | | | | |
| | BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| BIT 7 6 5 4 3 2 1 0 | Name | | TIMESTAMP[15:8] | | | | | | |
| BIT 7 6 5 4 3 2 1 0 | | | | | | | | | |
| | BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name TIMESTAMP[7:0] | Name | TIMESTAMP[7:0] | | | | | | | |

31:16 TIMESTAMP[31:0]

Internally generated timestamp, incrementing with each sync pulse

ADC_RD_DATA registers (0x1010 to 0x107C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|-----|-----|--------|-------|---------|------|----|----|
| Name | NEW | OVF | SUPPLY | | | CHID | | |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | ADC_0 | HX_DATA | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |

Title: **F-FEE - Command / Data Interface Control Document** Identification Identif

Date of Rev.: 11.05.2020

Identifier: PLATO-DLR-PL-ICD-0007

Page: 82/139





| Name | ADC_CHX_DATA | | | | | | | | |
|-------|---|---|-------|------------------|---------------------|------------------|-----------------|--|--|
| | | | | | | | | | |
| BIT | 7 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Name | | | ADC_0 | HX_DATA | | | | | |
| | | | | | | | | | |
| 31 | NEW | NEW New data present. When set, new data that has not been read before is present. When reset, the data has been read before. | | | | | | | |
| 30 | OVF | | | that the voltage | applied to the AD | OC input exceed | ded the range | | |
| 30 | 0 11 | of the converter. (| • | | | | | | |
| 29 | SUPPLY | Analog power supply. When set it indicates that the analog power supply voltage (AVDD - | | | | | | | |
| | AVSS) of the ADC is below a preset limit 4.3V. When the total supply voltage rises 50mV h | | | | | 50mV higher | | | |
| 28:24 | CHID | than the lower trip point, the bit is reset. The Channel ID bits indicate the measurement channel of the acquired data. Note that for Fixed- | | | | | | | |
| 20.24 | СПІО | Channel mode, th | | | ' | red data. Note i | ilat ioi lixeu- | | |
| 23:0 | ADC CHX DATA | • | | | s coded in binary t | wos complemei | nt format. | | |

The description of each register ADC data register is shown in Table 6-8

| Address | Channel name | Description | Differential/ Single-ended |
|---------|---------------|---|-------------------------------|
| 0x1010 | T_VASP_L | VASP_1 video chain temperature channel | Differential |
| 0x1014 | T_VASP_R | VASP_2 video chain temperature channel | Differential |
| 0x1018 | T_BIAS_P | BIAS Voltage circuit temperature | Differential |
| 0x101C | T_HK_P | Housekeeping circuit temperature channel | Differential |
| 0x1020 | T_TOU_1_P | Telescope Optical Unit 1 temperature | Differential |
| 0x1024 | T_TOU_2_P | Telescope Optical Unit 2 temperature | Differential |
| 0x1028 | HK_VODE | Vod (Output Drain) side E voltage | Single-ended |
| 0x102C | HK_VODF | Vod (Output Drain) side F voltage | Single-ended |
| 0x1030 | HK_VRD | Vrd (Reset Drain) voltage | Single-ended |
| 0x1034 | HK_VOG | Vog (Output Gate) voltage | Single-ended |
| 0x1038 | T_CCD | CCD temperature | Differential |
| 0x103C | T_REF1K_MEA | 1KOhm temperature reference chan- nel | Differential |
| 0x1040 | T_REF649R_MEA | 649Ohm temperature reference chan- nel | Differential |
| 0x1044 | HK_ANA_N5V | Negative 5V analog voltage | Differential |
| 0x1048 | S_REF | VASP reference voltage | Differential |
| 0x104C | HK_CCD_P31V | CCD voltage 31V | Single-ended |
| 0x1050 | HK_CLK_P15V | CLK voltage 15V | Single-ended |
| 0x1054 | HK_ANA_P5V | Positive 5V analog voltage | Single-ended |
| 0x1058 | HK_ANA_P3V3 | 3.3V analog voltage | Single-ended |
| 0x105C | HK_DIG_P3V3 | 3.3V digital voltage | Single-ended |
| 0x1060 | ADC_REF_BUF_2 | ADC reference voltage (3.3V) | Single-ended |

Note: The ADC channel mapping order corresponds to EM preliminary layout and is subject to change in EM and subsequent models

Table 6-8below. The transfer functions used for converting the ADC values to temperature, voltage and current are described in chapter 6.2.4. The operational limits for these values are written in chapter 6.2.5.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 83/139

PLATO - F-FEE - Phase B2



| Address | Channel name | Description | Differential/ Single-ended |
|---------|---------------|---|-------------------------------|
| 0x1010 | T_VASP_L | VASP_1 video chain temperature channel | Differential |
| 0x1014 | T_VASP_R | VASP_2 video chain temperature channel | Differential |
| 0x1018 | T_BIAS_P | BIAS Voltage circuit temperature | Differential |
| 0x101C | T_HK_P | Housekeeping circuit temperature channel | Differential |
| 0x1020 | T_TOU_1_P | Telescope Optical Unit 1 temperature | Differential |
| 0x1024 | T_TOU_2_P | Telescope Optical Unit 2 temperature | Differential |
| 0x1028 | HK_VODE | Vod (Output Drain) side E voltage | Single-ended |
| 0x102C | HK_VODF | Vod (Output Drain) side F voltage | Single-ended |
| 0x1030 | HK_VRD | Vrd (Reset Drain) voltage | Single-ended |
| 0x1034 | HK_VOG | Vog (Output Gate) voltage | Single-ended |
| 0x1038 | T_CCD | CCD temperature | Differential |
| 0x103C | T_REF1K_MEA | 1KOhm temperature reference chan- nel | Differential |
| 0x1040 | T_REF649R_MEA | 649Ohm temperature reference chan- nel | Differential |
| 0x1044 | HK_ANA_N5V | Negative 5V analog voltage | Differential |
| 0x1048 | S_REF | VASP reference voltage | Differential |
| 0x104C | HK_CCD_P31V | CCD voltage 31V | Single-ended |
| 0x1050 | HK_CLK_P15V | CLK voltage 15V | Single-ended |
| 0x1054 | HK_ANA_P5V | Positive 5V analog voltage | Single-ended |
| 0x1058 | HK_ANA_P3V3 | 3.3V analog voltage | Single-ended |
| 0x105C | HK_DIG_P3V3 | 3.3V digital voltage | Single-ended |
| 0x1060 | ADC_REF_BUF_2 | ADC reference voltage (3.3V) | Single-ended |

Note: The ADC channel mapping order corresponds to EM preliminary layout and is subject to change in EM and subsequent models

Table 6-8: ADC data channel mapping

ADC1_RD_CONFIG_1 register (0x1080):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|--------|--------|--------|-------|--------|-------|--------|--------|
| Name | 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINN0 |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 84/139





| 31 30 | 0 SPIRST | SPI interface Reset Timer indication. |
|----------|----------------|--|
| | | $0 = \text{Reset}$ when SCLK inactive for 4096fCLK cycles (256 μ s, fCLK = 16MHz) (default) $1 = \text{Reset}$ when SCLK inactive for 256fCLK cycles (16 μ s, fCLK = 16MHz) |
| 29 | MUXMOD | This bit indicates either the Auto-Scan or Fixed-Channel mode of operation. 0 = Auto-Scan Mode (default) |
| 28 | BYPAS | 1 = Fixed-Channel Mode This bit indicates either the internal or external connection from the multiplexer output |
| | | to the ADC input. 0 = ADC inputs use internal multiplexer connection 1 ADC inputs use external ADC inputs (ADCINIA) |
| 27 | CLKENB | 1 = ADC inputs use external ADC inputs (ADCINP and ADCINN) This bit indicates if the clock is output on pin CLKIO. The clock output originates from the device crystal oscillator and PLL circuit. 0 = Clock output on CLKIO disabled |
| | | 1 = Clock output on CLKIO enabled |
| 26 | CHOP | This bit enables the chopping feature on the external multiplexer loop. 0 = Chopping Disabled |
| 25 | STAT | 1 = Chopping Enabled Status Byte Enabled. Indicates whether the status byte (the first byte in ADC data) is enabled or disabled. |
| | | 0 = Status Byte Disabled 1 = Status Byte Enabled (default) |
| 24 | 0 | |
| 23 | IDLMOD | Idle mode. This bit indicates the Idle mode when the device is not converting, Standby or Sleep. 0 = Standby Mode |
| 22 | DLY2 | 1 = Sleep Mode Bits 22:20 indicate the amount of time the converter will delay after indexing to a new |
| 21 | DLY1 | channel but before starting a new conversion. |
| 20 | DLY0 | |
| 19 | SBCS1 | These bits indicate the sensor bias current source. 0 = Sensor Bias Current Source Off (default) |
| 18 | SBCS0 | $1 = 1.5 \mu A$ Source |
| 17 | DRATE1 | $3 = 24\mu A$ Source These bits indicate the data rate of the converter as shown in Table 6-9. The actual |
| 16 | DRATE0 | data rates shown in the table can be slower, depending on the use of Switch Time |
| 1 [| VIVIDO | Delay or the Chop feature. The reading rate scales with the master clock frequency |
| 15 14 | AINP3 AINP2 | This register indicates the input channels of the multiplexer used for the Fixed-Channel mode. The MUXMOD bit in register CONFIGO must be set to '1'. In this mode, bits |
| 13 | AINP1 | AINN[3:0] indicate the analog input channel for the negative ADC input, and bits |
| 12 | AINP0 | AINP[3:0] indicate the analog input channel for the positive ADC input. |
| 11 | AINN3 | |
| 10 | AINN2 | 0 = Channel not selected within a reading sequence. |
| 9 | AINN1 | 1 = Channel selected within a reading sequence |
| 8 | AINN0 | |
| 7 | DIFF7 | These bits indicate the input channels and the internal readings for measurement in |
| 6 | DIFF6 | Auto-Scan mode. For differential channel selections (DIFFODIFF7), adjacent input pins |
| 5 4 | DIFF5 DIFF4 | (AINO/AIN1, AIN2/AIN3, etc.) are pre-set as differential inputs. |
| 3 | DIFF3 | 0 = Channel not selected within a reading sequence. |
| 2 | DIFF2 | 1 = Channel selected within a reading sequence |
| 1 | DIFF1 | 3 1 2 2 |
| 0 | DIFF0 | |
| | | |

| С | DRATE[1:0] | Data rate Auto- Scan mode (SPS) | Data rate Fixed- Channel mode (SPS) |
|---|------------|------------------------------------|--|
| | 11 | 23739 | 125000 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 85/139

PLATO - F-FEE - Phase B2



| 10 | 15123 | 31250 |
|----|-------|-------|
| 01 | 6168 | 7813 |
| 00 | 1831 | 1956 |

 $f_{CLK} = 16MHz$, Chop = 0, Delay = 0

Table 6-9: Data rate values

ADC1_RD_CONFIG_2 register (0x1084):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|---|--|---|--|--|--|------------------|----------------|---------|
| Name | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 |
| <u> </u> | | I | | l. | | | <u> </u> | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 |
| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15:14 13 | AIN7 AIN6 AIN5 AIN4 AIN3 AIN2 AIN1 AIN0 AIN15 AIN14 AIN13 AIN12 AIN11 AIN10 AIN9 AIN8 00 REF | 0 = Chanr 1 = Chanr External re 0 = Chanr 1 = Chanr | nel not selecte nel selected w reference meas nel not selecte nel selected w | ed within a readin vithin a readin surement ena ed within a re vithin a readin | ading sequence g sequence bled in Auto-S ading sequence g sequence | can mode. | it in Auto-Sca | n mode. |
| 12 | TEMP | 0 = Chanr 1 = Chanr On-hip ter | nel not selecte nel selected w mperature ser | vithin a readin nsor measurer | ading sequence g sequence ment enabled i | n Auto-Scan mo | de. | |
| 10 | VCC | 1 = Chanr Total anal 0 = Chanr | nel selected wo og power sup nel not selecte | vithin a readin oply voltage m | neasurement er ading sequence | nabled in Auto-S | can mode. | |
| 9 | 0 | r – Cham | ici sciccica vi | ina ini a readili | g sequence | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 86/139





| 8 | OFFSET | Common mode voltage measurement enabled in Auto-Scan mode. The differential output of the ADC internal multiplexer is shorted together for this measurement. 0 = Channel not selected within a reading sequence. |
|---|--------|--|
| | | 1 = Channel selected within a reading sequence |
| 7 | CIO7 | Bits 7:0 indicate if the ADC GPIO pins are set as inputs or as outputs |
| 6 | CIO6 | 0 = GPIO is an output |
| 5 | CIO5 | 1 = GPIO is an input |
| 4 | CIO4 | |
| 3 | CIO3 | |
| 2 | CIO2 | |
| 1 | CIO1 | |
| 0 | CIO0 | |

ADC1_RD_CONFIG_3 register (0x1088):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----------|------|------|------|--------|------|------|------|
| Name | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | RES | SERVED | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | RESERVED | | | | | | | |
| | | | | | | | | |

| 31 | DIO7 | Bits 31:24 are used for reading data of the ADC GPIO pins |
|------|----------|---|
| 30 | DIO6 | 0 = GPIO is logic low, |
| 29 | DIO5 | 1 = GPIO is logic high |
| 28 | DIO4 | |
| 27 | DIO3 | |
| 26 | DIO2 | |
| 25 | DIO1 | |
| 24 | DIO0 | |
| 23:0 | RESERVED | |
| | | |

ADC1_RD_CONFIG_4 register (0x108C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----|----------|----|-----|--------|----|----|----|--|
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | _ | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | | RESERVED | | | | | | | |

31:0 RESERVED

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 87/139

PLATO - F-FEE - Phase B2



ADC2_RD_CONFIG_1 register (0x1090):

| | | | T | | T | | T | T | | | | | |
|----------|----------------|------------|--------------------------|--------------------------|------------------|---|----------------|-------------|--|--|--|--|--|
| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | | | |
| Name | 0 | SPIRST | MUXMOD | BYPAS | CLKENB | CHOP | STAT | 0 | | | | | |
| | | | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | |
| Name | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 | | | | | |
| | | | L | | L | | L | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | |
| Name | AINP3 | AINP2 | AINP1 | AINPO | AINN3 | AINN2 | AINN1 | AINN0 | | | | | |
| Harrie | | | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| Name | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFFO | | | | | |
| Ivanic | 2, | 2 | | 2 | | 22 | | 2 | | | | | |
| 31 | 0 | | | | | | | | | | | | |
| 30 | SPIRST | SPI int | erface Reset T | imer indicatio | on | | | | | | | | |
| | 33. | | | | | les (256µs, fCLK | = 16MHz) (de | efault) | | | | | |
| | | 1 = Re | set when SCL | K inactive for | 256fCLK cycle | es (16µs, fCLK = | 16MHz) | | | | | | |
| 29 | MUXMOD | | | | -Scan or Fixed- | Channel mode o | f operation. | | | | | | |
| | | | ıto-Scan Mod | | | | | | | | | | |
| 28 | BYPAS | | ed-Channel N | | aal or ovtornal | connection from | the multiple | or output | | | | | |
| 20 | DIFAS | | ADC input. | ner the inten | iai or external | connection from | i the multiple | ker output | | | | | |
| | | | | internal mult | iplexer connec | tion | | | | | | | |
| | | | | | | NP and ADCINN) | | | | | | | |
| 27 | CLKENB | | | | | LKIO. The clock | output origin | ates from | | | | | |
| | | | vice crystal os | | | | | | | | | | |
| | | | ock output or | | | | | | | | | | |
| 26 | CHOP | | ock output or | | | ternal multiplexe | r loop | | | | | | |
| 20 | СпОР | | nopping Disab | | iture on the ex | terriai muitipiexe | г ююр. | | | | | | |
| | | | nopping Enab | | | | | | | | | | |
| 25 | STAT | | | | hether the sta | itus byte (the fir | st byte in AD | C data) is | | | | | |
| | | | ed or disabled | | | | | | | | | | |
| | | | atus Byte Disa | | | | | | | | | | |
| 2.4 | 0 | 1 = St | atus Byte Enal | oled (default) | | | | | | | | | |
| 24 23 | 0 IDLMOD | Idla m | ode This hit i | indicates the | Idle mode whe | en the device is r | not converting | . Standhy | | | | | |
| 23 | IDLIVIOD | or Slee | | indicates the | idle illode wile | en the device is i | iot converting | j, Staridby | | | | | |
| | | | andby Mode | | | | | | | | | | |
| | | | eep Mode | | | | | | | | | | |
| 22 | DLY2 | | | | | verter will delay | after indexing | to a new | | | | | |
| 21 | DLY1 | chann | el but before | starting a nev | v conversion. | | | | | | | | |
| 20 | DLY0 | T I | la tera dia alta alea de | la a a a a a a a a la fa | | | | | | | | | |
| 19 | SBCS1 | | nsor Bias Cur | | s current sourc | .e. | | | | | | | |
| 18 | SBCS0 | | 5µA Source | Territ Source C | ii (deiauit) | | | | | | | | |
| 10 | 36C30 | | μΑ Source | | | | | | | | | | |
| 17 | DRATE1 | | | he data rate o | of the converte | er as shown in Ta | ble 6-10. The | actual | | | | | |
| 16 | DRATE0 | | | | | pending on the u | | | | | | | |
| | | | | | | les with the mas | | | | | | | |
| 15 14 | AINP3 | | | | | multiplexer used | | | | | | | |
| 14 13 | AINP2 AINP1 | | | | | nust be set to '1' the negative AD | | | | | | | |
| 12 | AINP0 | | | | | | | DI C | | | | | |
| | | [- | , | 96 | | AINP[3:0] indicate the analog input channel for the positive ADC input. | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 88/139

PLATO - F-FEE - Phase B2



| 11 | AINN3 |
|----|-------|
| 10 | AINN2 |
| 9 | AINN1 |
| 8 | AINN0 |
| 7 | DIFF7 |
| 6 | DIFF6 |
| 5 | DIFF5 |
| 4 | DIFF4 |
| 3 | DIFF3 |
| 2 | DIFF2 |
| 1 | DIFF1 |
| 0 | DIFF0 |
| | |

0 = Channel not selected within a reading sequence.

1 = Channel selected within a reading sequence

These bits indicate the input channels and the internal readings for measurement in Auto-Scan mode. For differential channel selections (DIFFO...DIFF7), adjacent input pins (AINO/AIN1, AIN2/AIN3, etc.) are pre-set as differential inputs.

0 = Channel not selected within a reading sequence.

1 = Channel selected within a reading sequence

| DRATE[1:0] | Data rate Auto- | Data rate Fixed- | | |
|------------|-----------------|--------------------|--|--|
| DRATE[1.0] | Scan mode (SPS) | Channel mode (SPS) | | |
| 11 | 23739 | 125000 | | |
| 10 | 15123 | 31250 | | |
| 01 | 6168 | 7813 | | |
| 00 | 1831 | 1956 | | |

 $f_{CLK} = 16MHz$, Chop = 0, Delay = 0

Table 6-10: Data rate values

ADC2_RD_CONFIG_2 register (0x1094):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|-------|-------|-------|-------|-------|-------|------|--------|
| Name | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 |
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 |

31 AIN7 30 AIN6 29 AIN5 28 AIN4 27 AIN3 AIN2 26 25 AIN1 AIN0 24 23 AIN15 22 AIN14 AIN13 21 20 AIN12 AIN11 19 AIN10 18 17 AIN9

16

15:14

Bits 31:15 indicate the selected adjacent input pins for measurement in Auto-Scan mode.

0 = Channel not selected within a reading sequence

1 = Channel selected within a reading sequence

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 89/139

Date of Rev.: 11.05.2020

AIN8

00





| 13 | REF | External reference measurement enabled in Auto-Scan mode. 0 = Channel not selected within a reading sequence |
|-----------------------|--------------------------------------|--|
| 12 | GAIN | 1 = Channel selected within a reading sequence Devoice gain enabled in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 11 | TEMP | On-hip temperature sensor measurement enabled in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 10 | VCC | Total analog power supply voltage measurement enabled in Auto-Scan mode. 0 = Channel not selected within a reading sequence 1 = Channel selected within a reading sequence |
| 9 | 0 | The state of the graphs of |
| 8 | OFFSET | Common mode voltage measurement enabled in Auto-Scan mode. The differential output of the ADC internal multiplexer is shorted together for this measurement. 0 = Channel not selected within a reading sequence. 1 = Channel selected within a reading sequence |
| 7 | CIO7 | |
| 6 | CIO6 | Bits 7:0 indicate if the ADC GPIO pins are set as inputs or as outputs |
| 5 | CIO5 | 0 = GPIO is an output |
| 4 3 2 1 0 | CIO4 CIO3 CIO2 CIO1 CIO0 | 1 = GPIO is an input |
| | | |

ADC2_RD_CONFIG_3 register (0x1098):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|--|--|--------------------------|--|--------------|---------------|-----------|------|------|--|
| Name | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | | | | RES | SERVED | | | | |
| 31 30 29 28 27 26 25 24 23:0 | DIO7 DIO6 DIO5 DIO4 DIO3 DIO2 DIO1 DIO0 RESERVED | 0 = GPIO i 1 = GPIO i | are used for s logic low, s logic high | reading data | of the ADC GF | 'lO pins. | | | |

ADC2_RD_CONFIG_4 register (0x109C):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|------|----|----|----|-----|--------|----|----|----|
| Name | | | | RES | SERVED | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 90/139

PLATO - F-FEE - Phase B2



| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------|----|-------|----------|---------|---|--|--|
| RESERVED | | | | | | | |
| | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | RES | SERVED | | | |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | | | | | | | |
| | | 15 14 | 15 14 13 | 7 6 5 4 | RESERVED 15 14 13 12 11 RESERVED 7 6 5 4 3 | RESERVED 15 14 13 12 11 10 RESERVED 7 6 5 4 3 2 | RESERVED 15 14 13 12 11 10 9 RESERVED 7 6 5 4 3 2 1 |

31:0 RESERVED

VASP_RD_CONFIG register (0x10A0):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | | | |
|------|----|-----------------|----|---------|-----------|----|----------|----|--|--|--|--|--|
| Name | | | | VASP1_I | READ_DATA | | | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | | | |
| Name | | VASP2_READ_DATA | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | |
| Name | | | | RES | SERVED | | | | | | | | |
| | | | | | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| Name | | | | RES | SERVED | | RESERVED | | | | | | |

31:24 VASP1_READ_DATA 23:16 VASP2_READ_DATA

15:0 RESERVED

REVISION/ID_1 register (0x11F0):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----|--------------|----|------|--------|----|----|----|--|
| Name | | FPGA_VERSION | | | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | FPC | SA_VER | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | FPG. | A_DATE | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | | FPGA_DATE | | | | | | | |

31:16 FPGA_VERSION FPGA design version 15:0 FPGA_DATE FPGA design synthesis date

REVISION/ID_2 register (0x11F4):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|-----|----|----|----|----|----|----|----|----|

Title: F-FEE - Command / Data Interface Control Document

Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 91/139





| Name | FPGA_TIME_H | | | | | | | |
|------|-------------|----|----|------|---------|----|----|----|
| | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Name | | | | FPGA | _TIME_M | | | |
| | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Name | | | | FPG | SA_SVN | | | |
| | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | FPGA_SVN | | | | | | | |
| | | | | | | | | |

31:16 FPGA_TIME_H FPGA design synthesis time hour (decimal)
23:16 FPGA_TIME_M FPGA design synthesis time minute (decimal)

15:0 FPGA_SVN

REVISION/ID_3 register (0x11F8):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----------|----------|----|-----|--------|----|----|----|--|
| Name | | RESERVED | | | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | RESERVED | | | | | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | RESERVED | | | | | | | | |

31:0 RESERVED

REVISION/ID_4 register (0x11FC):

| BIT | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|------|----------|----------|----|-----|--------|----|----|----|--|
| Name | | RESERVED | | | | | | | |
| | | | | | | | | | |
| BIT | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Name | | | | RES | SERVED | | | | |
| | | | | | | | | | |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Name | RESERVED | | | | | | | | |

31:0 RESERVED

6.2.4 Housekeeping parameter transfer functions

Temperature sensor adc values are converted to temperature values with the following polynomial:

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 92/139

PLATO - F-FEE - Phase B2



temperature
$$[°C] = a0 + a1 * v_{meas} + a2 * (v_{meas})^2 + a3 * (v_{meas})^3$$

and

 $v_{meas} = adc_{value} * const$

With:

| const | 21000/7864320 |
|----------------|---------------|
| a ₀ | -247.288 |
| a ₁ | 0.239586 |
| a ₂ | 6.78E-06 |
| a ₃ | 9.16E-10 |

Voltage channel adc values are converted to voltages according to the following equation:

$$Voltage[V] = a_0 + a_1 * V_{meas}$$

and

$$V_{meas} = adc_{value} * \frac{V_{ref} * R_{total}}{scale * R_2}$$

with:

| scale | 7864320 |
|------------------|---------|
| V _{ref} | 3.3 |

and

| R ₂ | R _{total} | a0 | a ₁ | channel |
|----------------|--------------------|----------|----------------|-------------|
| 1 | 1 | 1.91272 | 9.44755 | VOD |
| 1 | 1 | 0.404913 | 2 | VOG |
| 1 | 1 | 1.046024 | 5.166667 | CLOCKREF |
| 1 | 1 | 1.188633 | 5.87106 | VRD |
| 3.16 | 36.38 | 0 | 1 | CCD |
| 2.32 | 15.48 | 0 | 1 | CLK |
| 3.09 | 7.61 | 0 | 1 | ANA_P5 |
| 1.96 | 16.66 | 6.17 | -1 | ANA_N5 |
| 11 | 13.81 | 0 | 1 | DIG_3V3 |
| 1 | 3 | 0 | 1 | VDDA |
| 1 | 1 | 0.402234 | 2 | ADC2_REF |
| 1 | 1 | 0.402234 | 2 | ADC2_REF(2) |

Table 6-11 conversion parameters AEB prototype

6.2.5 Housekeeping Limits

| Address | Channel name | Description | Operational | Operational | Units |
|---------|--------------|-------------|-------------|-------------|-------|
| Address | Chamilemanie | Description | minimum | maximum | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 93/139

PLATO - F-FEE - Phase B2



| 0x1010 | T_VASP_L | VASP_1 video chain temperature channel | -55 (TBC) | 58,2(TBC) | °C |
|--------|---------------|---|-------------|-------------------|----|
| 0x1014 | T_VASP_R | VASP_2 video chain temper- ature channel | -55 (TBC) | 58,2 (TBC) | °C |
| 0x1018 | T_BIAS_P | BIAS Voltage circuit temperature | -55 (TBC) | 36,1(TBC) | °C |
| 0x101C | T_HK_P | Housekeeping circuit tem- perature channel | -55 (TBC) | 43,1 (TBC) | °C |
| 0x1020 | T_TOU_1_P | Telescope Optical Unit 1 temperature | (1) | (1) | °C |
| 0x1024 | T_TOU_2_P | Telescope Optical Unit 2 temperature | (1) | (1) | °C |
| 0x1028 | HK_VODE | Vod (Output Drain) side E voltage | 23,5 (TBC) | 29,5 ¹ | V |
| 0x102C | HK_VODF | Vod (Output Drain) side F voltage | 23,5 (TBC) | 29,5 (TBC) | V |
| 0x1030 | HK_VRD | Vrd (Reset Drain) voltage | 16 (TBC) | 18 (TBC) | V |
| 0x1034 | HK_VOG | Vog (Output Gate) voltage | 0 (TBC) | 4 (TBC) | V |
| 0x1038 | T_CCD | CCD temperature | -120 (TBC) | 50 (TBC) | °C |
| 0x103C | T_REF1K_MEA | 1KOhm temperature reference channel | NA (2) | NA (2) | |
| 0x1040 | T_REF649R_MEA | 6490hm temperature reference channel | NA (2) | NA (2) | |
| 0x1044 | HK_ANA_N5V | Negative 5V analog voltage | -7,7 (TBC) | -6,5 (TBC) | V |
| 0x1048 | S_REF | VASP reference voltage | 1,994 (TBC) | 2,005 (TBC) | V |
| 0x104C | HK_CCD_P31V | CCD voltage 31V | 29,2 (TBC) | 32,4 (TBC) | V |
| 0x1050 | HK_CLK_P15V | CLK voltage 15V | 13,2 (TBC) | 16,8 (TBC) | V |
| 0x1054 | HK_ANA_P5V | Positive 5V analog voltage | 6,5 (TBC) | 8,1 (TBC) | V |
| 0x1058 | HK_ANA_P3V3 | 3.3V analog voltage | 3,3 (TBC) | 5,8 (TBC) | V |
| 0x105C | HK_DIG_P3V3 | 3.3V digital voltage | 3,2 (TBC) | 5,7 (TBC) | V |
| 0x1060 | ADC_REF_BUF_2 | ADC reference voltage (3.3V) | 3,2 (TBC) | 5,7 (TBC) | V |

⁽¹⁾ To be defined by TOU or at System level. Measurement range is -200 °C to +200°C

Note: The ADC channel mapping order corresponds to EM preliminary layout and is subject to change in EM and subsequent models

6.3 Reserved registers

6.3.1 DEB

The areas defined as reserved do not contain any storage logic. Writing to reserved registers returns no error. Reading from reserved registers always returns zero.

6.3.2 AEB

The areas defined as reserved do contain the same logic as normal registers. Writing to reserved registers returns no error. Reading from reserved registers returns the value earlier written or zero if nothing was written. Writing to reserved registers is not encouraged.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007

Page: 94/139

⁽²⁾ Used as reference for the other channels therefore they do not have an operating limit

PLATO - F-FEE - Phase B2



7 Internal AEB Command Interface

The AEB_FPGA is controlled by the DEB_FPGA via a SPI-based interface. The DEB_FPGA is the master of this interface, while the AEB_FPGA is the slave. The interface electrically consists of the following signals:

| Name | 1/0 | Тур | Res | Description |
|------|--------|---------------|-----|---|
| SDO | Output | Digital, 3.3V | | Serial Interface Data Output. (Tri-State when SEN is high) |
| SDI | Input | Digital, 3.3V | | Serial Interface Data Input. (Tri-State when SEN is high) |
| SCLK | Input | Digital, 3.3V | PD | Serial Interface shift register clock. (Tri-State when SEN is high) |
| SEN | Input | Digital, 3.3V | PU | Active-low chip enable for the Serial Interface. |

(PU=Pull Up with an internal resistor), (PD=Pull Down with an internal resistor).


Table 7-1 AEB command IF signals

The SPI interface is used to write and read the AEB_FPGA configuration registers. The interface is a four wire interface using SCLK, SEN, SDI, and SDO connections. The serial interface clock (SCLK) must be less or equal to 1 MHz. The AEB_FPGA master clock (SYSCLK) must be active during all serial interface commands. The serial interface pins are high impedance while SEN is high; this would allow multiple slave devices to be used with a single master device. The SCLK is idle low (CPOL=0). Data is presented on the rising edge of the SCLK, whereas data is sampled on the falling edge of the clock SCLK (CPHA=1). It is not necessary to write the configuration registers after power-up. All configuration register have a default value (see Chapter 6).

The SPI transfer frames are not fixed in size, i.e. a variable length is used. The actual length of the SPI transfer frame depends on the length of the data field (0...65535 bytes). A CRC checksum (SpW RMAP CRC) is used as Header CRC and is generated by the SPI master (DEB_FPGA).

7.1 Reading the Serial Registers

The AEB SPI read frame structure is shown in Table 7-2. The blue part is presented by AEB FPGA.



For the SPI read access to the AEB_FPGA, the DEB_FPGA shall buffer the complete RMAP read command first and check the Header CRC. In case the Header CRC is incorrect, an appropriate RMAP reply shall be send. If the Header CRC is correct, the SPI command shall be issued to the AEB_FPGA. The Command is 0x00 for a read access. The address and data length bytes are copied from the RMAP request. The Header CRC is calculated from the first 5 bytes of the SPI frame (Command, Address, Data Length). The CRC algorithm of the RMAP standard is used.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 95/139

PLATO - F-FEE - Phase B2






Figure 7-1: SpW to SPI Bridge byte mapping read access.

After the Header CRC was sent by the DEB_FPGA, the AEB_FPGA sends the reply to the DEB_FPGA starting with a status code (TBD). After the status code, the AEB_FPGA sends the data bytes. After all data bytes have been sent, the AEB_FPGA sends the Data CRC that uses the RMAP CRC algorithm so that the DEB_FPGA shall send this byte as Data CRC.

7.2 Writing to the Serial Registers

The AEB SPI write frame structure is shown in Table 7-3. The blue part is presented by AEB_FPGA.

| | Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----|-------------|---|----|------|-----|------|----|------|------|---|
| 0 | Command | 1 | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Write Command (bit[7]=1) |
| 1 | Address | Α | Α | Α | Α | Α | Α | Α | Α | Memory Address bits [15:8] |
| 2 | | Α | Α | Α | Α | Α | Α | Α | Α | Memory Address bits [7:0] |
| 3 | Data Length | L | L | L | L | L | L | L | L | Data Length bits [15:8] |
| 4 | | L | L | L | L | L | L | L | L | Data Length bits [7:0] |
| 5 | Header CRC | Р | Р | Р | Р | Р | Р | Р | Р | Header CRC bits [7:0], calculated by DEB_FPGA |
| 6 | Data | D | D | D | D | D | D | D | D | Write Data Byte #0 |
| | | | | | | | | | | |
| 5+L | | D | D | D | D | D | D | D | D | Write Data Byte #L-1 |
| 6+L | Data CRC | C | С | С | С | С | С | С | C | Data CRC, taken from RMAP request |
| 7+L | Status | S | S | S | S | S | S | S | S | AEB Status (see TBW) |
| | • | | Ta | able | 7-3 | 3 AF | BS | PI V | Vrit | e Frame Structure |

For the SPI write access to the AEB_FPGA, the DEB_FPGA also checks the RMAP request including the Header CRC first. If the Header CRC is incorrect, the DEB_FPGA sends an appropriate RMAP reply to the RMAP initiator.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 96/139

PLATO - F-FEE - Phase B2






Figure 7-2 SpW to SPI Bridge byte mapping write access.

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 97/139

PLATO - F-FEE - Phase B2



7.3 F-FEE Command Definition

7.3.1 DEB Command Description

The following F-FEE commands are defined to simplify access to register mapped to the RMAP addressing by providing a set of functions grouped as one command. Every command corresponds to a RMAP start address that permits access to the corresponding registers or bench of registers.

7.3.1.1 **DTC AEB ONOFF**

This register controls the state of the four V_{DIG} switches. In order to reduce the risk of unexpected command to be executed it is defined as a RMAP verified write command. Command enables individual control of V_{DIG} switches depending on the AEB_IDX parameter content.

7.3.1.2 **DTC_PLL_REG**

This register uploads the content of the PLL controller registers (4x 32-bit long). In order to reduce the risk of unexpected command to be executed it is defined as a RMAP verified write command. Once received the command parameters REG_DTA_0 to REG_DTA_3 are loaded into the PLL controller by mean of a unidirectional dedicated SPI interface. The use this command is very limited since it is not foreseen to modify setting of the PLL controller. Note: switching from nominal to redundant synchronization clock interface is achieved by the state of the REQ_SEL signal and not by uploading PLL controller registers.

7.3.1.3 **DTC_FEE_MOD**

This register sets the F-FEE operating mode by loading the mode code into the FEE_MOD register. According to the mode code the DEB derives the PRO_MOD parameter that defines the scientific data processing mode to be either 'windowing' or full image. Other parameters of this command (IN_MOD) select the source of the scientific data processing channels when switching for instance to window mode. See 'DTC_IN_MOD' command and 'IN_MOD' parameter definition for access to specific source selection configuration for full image modes. The mode switching is effective when receiving the next synchronisation pulse, except if the bit 'IMM_ON' of the parameter "DTC_IMM_ONMOD" is set; used nominally to perform an 'immediate on' mode transition.

7.3.1.4 **DTC_IN_MOD**

This register sets the contents of the Tx_IN_MOD registers. The content of these registers (total of 8; one per scientific data processing channel) sets the position of the data source switches that are located at the input of every channel. This command is implemented to support full image operating modes where in order to limit F-FEE output data rate pixel data of every CCD are transferred sequentially to F-DPU. When received the content of the registers are updated and the

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 98/139

PLATO - F-FEE - Phase B2



data source selection modified accordingly on the reception of the next Clk_F_ccdread synchronisation signal.

Below, a description of the windowing mode:




Figure 7-3 - Windowing mode

As described in chapter 6 for the DCT_IN_MOD register, each Tx_IN_MOD is dedicated to one side of a process channel.

A RMAP request from F-DPU changes the register DCT_IN_MOD, which becomes effective at the next synchronization pulse.

In this mode, each SpW link is dedicated to its respective AEB data (CCD number and sides): AEB CCD#1 with SpW#1, CCD#2 with SpW#2...

Data from E side and F side are sent on SpW link at the same time.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 99/139

PLATO - F-FEE - Phase B2



Below, a description of the windowing pattern mode:




Figure 7-4 - Windowing Pattern mode

As described in chapter 6 for the DCT_IN_MOD register, each Tx_IN_MOD is dedicated to one side of a process channel.

A RMAP request from F-DPU changes the register DCT_IN_MOD, which becomes effective at the next synchronization pulse.

In this mode, each SpW link is dedicated to its respective Pattern data (CCD number and sides): AEB CCD#1 with SpW#1, CCD#2 with SpW#2...

Data from E side and F side are sent on SpW link at the same time.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 100/139

PLATO - F-FEE - Phase B2



Below, an example of the fullimage mode:




Figure 7-5 - Full Image mode

RMAP requests from F-DPU change the register DCT_IN_MOD before each synchronization signal, to produce 4 successive images with different data from each SpW.

This example shows the possibility of the DCT_IN_MOD register: read in fullimage mode two side of a CCD at the same time.

For the first request:

- Data from AEB CCD#1 side E is directed to is default channel
- Data from AEB CCD#1 side F is directed to the SpW#2 link.
- For SpW#3 and SPW#4, no sources are selected => no data on SpW links.

Data from AEB CCD#1 is totally (two sides at the same time) transferred by SpW#1 and SpW#2 links.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 101/139



Below, an example of the fullimage pattern mode:




Figure 7-6 - Full Image Pattern mode

RMAP requests from F-DPU change the register DCT_IN_MOD before each synchronization signal, to produce 4 successive images with different data on each SpW.

This example shows the possibility of the DCT_IN_MOD register: read in fullimage pattern mode two sides of a CCD at the same time.

For the third request:

- Data from AEB CCD#3 side E is directed to is default channel
- Data from AEB CCD#3 side F is directed to the SpW#4 link.
- For SpW#1 and SPW#2, no sources are selected => no data on SpW links.

Data from AEB CCD#3 is totally (two sides at the same time) transferred by SpW#3 and SpW#4 links.

7.3.1.5 **DTC_WDW_SIZ**

This register sets the content of the W_SIZ_X and W_SIZ_Y registers. The content of these two registers are used by the scientific data processing channels of the F-FEE when in window modes to defined the size of the 'imagettes' to be forwarded to the F-DPU.

7.3.1.6 **DTC_WDW_IDX**

This register sets the content of the WDW_IDX & WDW_LEN registers. When processing the window list table the DEB uses the content of those registers to define the address for the extraction of the row-active pixel lists corresponding to every CCD. This command shall be received every time of new WDW_TABLE is uploaded especially when the number of windowing and thus the position of window indexes for one or more CCD are modified. The content of the registers can

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 102/139





be updated in all modes but in case of reception of the command while scientific data are processed (during the CDD readout period) it will be rejected.

7.3.1.7 **DTC_OVS_PAT**

This register sets the content of the OVS_LIN_PAT register. The content of the register is used when DEB is in PATTERN data mode and defines the number of parallel overscan lines to be added to detector normal lines.

7.3.1.8 **DTC SIZ PAT**

This register sets the content of the NB_LIN_PAT and NB_PIX_PAT registers. The content of the registers are used when DEB is in Fullimage pattern or windowing pattern mode and defines the size expressed in terms number of pixels and lines of the generated image (corresponding to one half of a CCD).

7.3.1.9 **DTC_TRG_25S**

This register has two functions: the first is to set the content of the 2_5S_N_CYC register and the second to start the DEB-internal 2.5s counter that is routed to the AEB for CCD readout sequence triggering in place of the external synchronisation signals Clk_F_ccdread(N) and Clk_F_ccdread(R). When started the 2.5s counter will generate '2_5S_N_CYC' successive synchronisation pulses. The setting of the 2_5S_N_CYC parameter to zero stops the generation of the synchronisation pulses. The setting of the 2_5S_N_CYC to 255 (0xFF) enables a continuous generation of synchronisation pulses which can be interrupted by setting the parameter to zero.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 103/139

PLATO - F-FEE - Phase B2






Figure 7-7 - 2.5s sync pulse source selection & generation

7.3.1.10 **DTC_SEL_TRG**

This register sets the content of the TRG_SRC register. The content of this register defines the source for the synchronisation that is transmitted to the AEBs to either external or internal. When set to external the DEB is deriving the AEB synchronisation pulse from the Clk_F_ccdread(N) and Clk_F_ccdread(R) signals. When set to internal the DEB is driving this pulse from the FPGA-internal 2.5s counter. Refer to Figure 7-7 for an overview of the 2.5s synchronisation pulse selection and generation.

This register allows the transfer configuration in fullimage and in fullimage pattern mode. Whatever the source of synchronization signal (internal, external, main or redundant), F-FEE has the possibility to send only one image (pulse request before edge of synchronization signal) or send image continuously.

7.3.1.11 **DTC_FRM_CNT**

This register set the current value of the 'frame counter' of the next transmitted data packet. Currently this command is used to reset the 'frame counter'. During tests the 'frame counter' can be uploaded with other values in order to optimize test execution duration (i.e. by setting the 'frame counter' to a value close to its maximum value to check its correct resetting without having to execute 16384 readouts = 11 hours!)

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 104/139

PLATO - F-FEE - Phase B2



7.3.1.12 **DTC SEL SYN**

This register sets the content is the SYN_NR register. As shown in Figure 7-7 the content of this register selects the external synchronisation signal source either to Clk_F_ccdread(N) or Clk_F_ccdread(R).

7.3.1.13 **DTC_RST_CPS**

This register is a write-only for resetting the content of data registers, status registers, counters & memory pointers.

7.3.1.14 **DTC_25S_DLY**

This register sets the content of the 25S_DLY register. The content of this register defines the delay that as to be added to the input synchronisation pulse before transmission to the AEBs. Refer to Figure 7-7 for an overview of the 2.5s synchronisation pulse selection and generation. According to the diagram, the delay is effective whatever the source of 2.5s synchronisation signal.

7.3.1.15 **DTC TMOD CONF**

This register is not defined and shall be considered as a place holder for future needs.

7.3.1.16 **DTC_SPW_CFG**

This register allows to select the SpW link that will send the timecode. F-DPU receives the timecode from only one SpW link.

7.3.1.17 **DTC_DEB_HK**

This register is a read-only command whose function is to request a DEB housekeeping packet when in ON, INIT and STAND-BY modes. In other modes this command is rejected since the DEB housekeeping packet is send synchronously with the scientific data packets.

7.3.1.18 **DEB WINDOW area**

In this area, F-DPU uploads the window list table used to the scientific data processing channels when in window modes. Following the reception of this command the 'DTC_WDW_IDX' shall be received to properly configure the DEB. Partial upload of the table is permitted by setting the destination address properly in the RMAP write request packet. The content of the table can be updated in all modes but in case of reception of the command while scientific data are processed (during the CCD readout period) it will be rejected.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 105/139

PLATO - F-FEE - Phase B2



7.3.2 AEB Command Description

7.3.2.1 **ATC_RESET**

The command resets the AEB-FPGA to the initial AEB_STATE_INIT. It resets all configuration registers to their default values.

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|-------------------|
| 0 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0x01, AEB_RESET=1 |
| 1 | 0x0001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 2 | 0x0002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 3 | 0x0003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |

7.3.2.1.1 ATC_CTRL_STATE

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|-------------------------------------|
| 0 | 0x0000 | 0 | 0 | S | S | S | S | 1 | 0 | 0x01, SET_STATE=1, NEW_STATE=S[3:0] |
| 1 | 0x0001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 2 | 0x0002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 3 | 0x0003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |

| S | State |
|------|----------------------|
| 0000 | AEB_STATE_OFF |
| 0001 | AEB_STATE_INIT |
| 0010 | AEB_STATE_CONFIG |
| 0011 | AEB_STATE_IMAGE |
| 0100 | AEB_STATE_POWER_DOWN |
| 0101 | AEB_STATE_POWER_UP |
| 0110 | AEB_STATE_PATTERN |
| 0111 | AEB_STATE_FAILURE |
| 1xxx | unused / spare |

7.3.2.1.2 ATC_CTRL_DAC

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|-----------------|
| 0 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 1 | 0x0001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0x01, DAC_WR=1* |
| 2 | 0x0002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 3 | 0x0003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |

^{*} DAC_WR is not considered a command argument, but part of the command, as it can only take the value 1

7.3.2.1.3 ATC_CTRL_ADC

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|---|
| 0 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 1 | 0x0001 | 0 | 0 | 0 | 0 | D | W | R | 0 | 0x08=Read Data, 0x04=Write Config, 0x02=Read Config |
| 2 | 0x0002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 3 | 0x0003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 106/139

PLATO - F-FEE - Phase B2



7.3.2.1.4 ATC_CTRL_VASP

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|---|
| 0 | 0x0014 | Α | Α | Α | Α | Α | Α | Α | Α | A: Bits 7:0 of VASP I2C address |
| 1 | 0x0015 | В | В | В | В | В | В | В | В | B: Bits 7:0 of VASP1 data (if write command) |
| 2 | 0x0016 | С | C | C | C | С | С | C | C | C: Bits 7:0 of VASP1 data (if write command) |
| 3 | 0x0017 | 0 | 0 | 0 | Χ | Υ | Κ | R | W | X: VASP2 select, Y: VASP1 select, K: Calibration start, R: I2C read |
| | | | | | | | | | | start. W: I2C write start |

7.3.2.1.5 ATC_SET_PATTERN

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x0010 | Ν | N | С | С | С | С | С | C | N: Bits 1:0 of CCD ID, C: Bits 13:8 of Colum Count |
| 1 | 0x0011 | С | C | C | C | C | С | C | C | C: Bits 7:0 of Colum Count |
| 2 | 0x0012 | 0 | 0 | R | R | R | R | R | R | R: Bits 13:8 of Row Count |
| 3 | 0x0013 | R | R | R | R | R | R | R | R | R: Bits 7:0 of Row Count |

7.3.2.1.6 ATC_SET_SEQ

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----|---------------------|---|---|---|---|---|---|---|---|-----|
| 0 | 0x0100 | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | TBW |
| 1 | 0x0101 | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | TBW |
| | | | | | | | | | | |
| 63 | 0x013F | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | TBW |

7.3.2.1.7 ATC_SET_DAC1

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|-------------------------------|
| 0 | 0x0018 | 0 | 0 | 0 | 0 | Α | Α | Α | Α | A: Bits 13:8 of VOG DAC value |
| 1 | 0x0019 | Α | Α | Α | Α | Α | Α | Α | Α | A: Bits 7:0 of VOG DAC value |
| 2 | 0x001A | 0 | 0 | 0 | 0 | В | В | В | В | B: Bits 13:8 of VRD DAC value |
| 3 | 0x001B | В | В | В | В | В | В | В | В | B: Bits 7:0 of VRD DAC value |

7.3.2.1.8 ATC_SET_DAC2

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|--------|-------------------------------|
| 0 | 0x0018 | 0 | 0 | 0 | 0 | С | С | С | C | C: Bits 13:8 of VOD DAC value |
| 1 | 0x0019 | C | C | C | C | C | C | C | \cap | C: Bits 7:0 of VOD DAC value |
| 2 | 0x001A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| 3 | 0x001B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |

7.3.2.1.9 ATC_SET_AEB

| 0 | 0x0004 | 0 | 0 | 0 | 0 | 0 | 0 | W | S | W: Watchdog disable, S: Internal sync enable |
|---|--------|---|---|---|---|---|---|----|----|--|
| 1 | 0x0005 | 0 | 0 | 0 | 0 | 0 | D | C2 | C1 | D: CDS enable in both VASPS |
| 2 | 0x0006 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C2: Enable calibration for VASP2 |
| 3 | 0x0007 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C1: Enable calibration for VASP1 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 107/139

PLATO - F-FEE - Phase B2



7.3.2.1.10 ATC_SET_KEY

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x0008 | K | Κ | Κ | Κ | Κ | Κ | Κ | Κ | K: Bits 31:24 of AEB AIT configuration Key |
| 1 | 0x0009 | K | Κ | Κ | Κ | Κ | Κ | Κ | Κ | K: Bits 23:16 of AEB AIT configuration Key |
| 2 | 0x000A | Κ | Κ | Κ | Κ | Κ | Κ | K | Κ | K: Bits 15:8 of AEB AIT configuration Key |
| 3 | 0x000B | Κ | Κ | Κ | Κ | Κ | Κ | Κ | Κ | K: Bits 7:0 of AEB AIT configuration Key |

The AEB AIT configuration key is DLR-internal.

7.3.2.1.11 ATC_SET_ADC1

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x0100 | C | C | C | C | 0 | 0 | 0 | 0 | C: Bits 7:0 of ADC1 configuration byte 0 |
| 1 | 0x0101 | С | С | С | С | С | С | С | C | C: Bits 7:0 of ADC1 configuration byte 1 |
| 2 | 0x0102 | C | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 2 |
| 3 | 0x0103 | C | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 3 |
| 4 | 0x0104 | C | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 4 |
| 5 | 0x0105 | C | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 5 |
| 6 | 0x0106 | 0 | 0 | C | C | C | С | 0 | C | C: Bits 7:0 of ADC1 configuration byte 6 |
| 7 | 0x0107 | C | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 7 |
| 8 | 0x0108 | C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 8 |

7.3.2.1.12 ATC_SET_ADC2

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x010C | C | C | C | C | 0 | 0 | 0 | 0 | C: Bits 7:0 of ADC2 configuration byte 0 |
| 1 | 0x010D | C | C | C | С | С | С | C | C | C: Bits 7:0 of ADC2 configuration byte 1 |
| 2 | 0x010E | C | C | C | С | С | С | C | C | C: Bits 7:0 of ADC2 configuration byte 2 |
| 3 | 0x010F | С | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 3 |
| 4 | 0x0110 | С | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 4 |
| 5 | 0x0111 | С | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 5 |
| 6 | 0x0112 | 0 | 0 | C | C | C | C | 0 | C | C: Bits 7:0 of ADC2 configuration byte 6 |
| 7 | 0x0113 | С | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 7 |
| 8 | 0x0114 | С | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 8 |

7.3.2.1.13 ATC_GET_VASP_CFG

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|---|
| 0 | 0x10A0 | Α | Α | Α | Α | Α | Α | Α | Α | A: Bits 7:0 of VASP1 configuration byte |
| 1 | 0x10A1 | В | В | В | В | В | В | В | В | A: Bits 7:0 of VASP2 configuration byte |
| 2 | 0x10A2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00, not used |
| 3 | 0x10A3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00, not used |

7.3.2.1.14ATC_GET_ADC1_CFG

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x1080 | C | C | C | C | 0 | 0 | 0 | | C: Bits 7:0 of ADC1 configuration byte 0 |
| 1 | 0x1081 | С | C | C | C | C | С | C | C | C: Bits 7:0 of ADC1 configuration byte 1 |
| 2 | 0x1082 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC1 configuration byte 2 |
| 3 | 0x1083 | С | С | C | C | C | C | С | C | C: Bits 7:0 of ADC1 configuration byte 3 |
| 4 | 0x1084 | C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 4 |
| 5 | 0x1085 | C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 5 |
| 6 | 0x1086 | 0 | 0 | C | C | C | C | 0 | C | C: Bits 7:0 of ADC1 configuration byte 6 |
| 7 | 0x1087 | C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 7 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 108/139

PLATO - F-FEE - Phase B2



| 8 | 0x1088 |
|---|--------|
| 9 | 0x1089 |

| C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 8 |
|---|---|---|---|---|---|---|---|--|
| C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC1 configuration byte 9 |

7.3.2.1.15 ATC_GET_ADC2_CFG

| | AEB Addr. / Bit Nr. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---------------------|---|---|---|---|---|---|---|---|--|
| 0 | 0x1090 | C | C | C | C | 0 | 0 | 0 | 0 | C: Bits 7:0 of ADC2 configuration byte 0 |
| 1 | 0x1091 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 1 |
| 2 | 0x1092 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 2 |
| 3 | 0x1093 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 3 |
| 4 | 0x1094 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 4 |
| 5 | 0x1095 | C | C | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 5 |
| 6 | 0x1096 | 0 | 0 | C | C | С | C | 0 | C | C: Bits 7:0 of ADC2 configuration byte 6 |
| 7 | 0x1097 | C | С | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 7 |
| 8 | 0x1098 | C | С | C | C | С | C | C | C | C: Bits 7:0 of ADC2 configuration byte 8 |
| 9 | 0x1099 | C | C | C | C | C | C | C | C | C: Bits 7:0 of ADC2 configuration byte 9 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 109/139

PLATO - F-FEE - Phase B2



8 Internal AEB Image Data Interface

The image data interface is a fast unidirectional interface from each AEB to the DEB (F-FEE has one interface for each AEB). All signal lines are driven by the AEB, i.e. no flow control is supported.

The interface consists of 6 LVDS signal pairs:

- CLK: interface clock, 25 MHz, data and control
- CTL: control line, indicates type of data and provides frame synchronization signals
- DATA[0:3]: image data or auxiliary data

DATA and CTL is being presented at the falling edge of CLK and is sampled by the DEB on the rising edge of CLK. A "data valid" signal is not explicitly transferred. Instead, the clock signal CLK stops when no data is being transferred. The first two bits of CTL are set to '1' so that the DEB can synchronize to the word being transferred. There are 3 bits of CTL that can effectively be used for indicating status of the current word (see).




Figure 8-1 Generic AEB data format

8.1 Control Words

The following table defines the meaning of CTL[2:0]. During EOH, EOF, and EOK the CRC32 (TBD) will be presented on the data lines DE[15:0]

| CTL[2:0] | | DE[15:0] | DF[15:0] | Comment |
|----------|-----|-----------------------------|----------------------------|----------------------------------|
| 000 | DAT | Data of CCD readout E | Data of CCD readout F | Image data |
| 000 | DAT | Bits [31:16] of header word | Bits [15:0] of header word | Header data |
| 000 | DAT | Bits [15:0] of HK word | Bits [15:0] of HK word | HK data |
| 000 | DAT | Data of CCD readout E | Data of CCD readout F | Overscan data |
| 001 | SOH | Bits [31:16] of header word | Bits [15:0] of header word | begin of header data |
| 010 | SOF | Data of CCD readout E | Data of CCD readout F | begin of image data |
| 011 | SOK | Bits [15:0] of HK word | Bits [15:0] of HK word | begin of housekeeping data |
| 100 | CRC | Bits [15:0] of CRC16 (DE) | Bits [15:0] of CRC16 (DF) | image line/header/hk data CRC16 |
| 101 | EOD | - | - | end of data (end of 2.5s period) |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 110/139

PLATO - F-FEE - Phase B2



| 110 | SOV | Overscan Data of CCD readout E | Data of CCD readout F | begin of overscan data |
|-----|-----|--------------------------------|-----------------------|------------------------|
| 111 | - | - | - | not used, spare |

Table 8-1 CTL[2:0] definition

For an image header size of 4 words (the actual header size is TBD) and an image data size of N words (variable), the control words shall be as follows:




Figure 8-2: CTL signals for an Image Data Transfer

For an HK area size of 64 words (128 bytes are presented on DE and DF; DE= DF), the control words shall be as follows:




Figure 8-3: CTL Signals for an Housekeeping Data Transfer

Both HK and data transmission between AEB and DEB are AEB-internally triggered by the 2.5s sync pulse. The AEB starts with the transmission of the HK data after the Frame Transfer of the CCD has almost been completed (depending on the sequencer parameters; nominal ~200ms after the sync pulse goes down). The start of the transmission of video data also depends on the sequencer parameters and starts (in nominal configuration ~140us after HK).



Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 111/139

PLATO - F-FEE - Phase B2



Note: the DEB discards all the data type except 'Image Data' and 'HK Data'; other data are defined for AEB board level test only.

8.2 Header Data

8.2.1 Housekeeping Header

| | Byte | DATA0 | DATA1 | DATA2 | DATA3 | |
|---|---------------|----------|---------|-------|---------|-------------------------------------|
| | | DE[15:0] | | DF | [15:0] | |
| 0 | Header Word 0 | 0 | x00 | 0 | x01 | Number of HK blocks (1) |
| 1 | Header Word 1 | 0x00 | | 0 | x40 | Number HK words (64 words à 16 bit) |
| 2 | Header Word 2 | | 0x0 | 0000 | | not used / spare |
| 3 | Header Word 3 | | 0x0 | 0000 | | not used / spare |
| 4 | Header CRC | CRC | 1[15:0] | CRC | 2[15:0] | HK Header CRC16 |

8.2.2 Image Header

| | Byte | DATA0 | DATA1 | DATA2 | DATA3 | |
|---|---------------|-------|---------|-------|---------|---------------------------------------|
| | | DE[| 15:0] | DF | [15:0] | |
| 0 | Header Word 0 | OVS | [15:0] | LNE | [15:0] | OVS=Overscan Data Line Count, |
| | | | | | | LNE=Image Data Line Count |
| 1 | Header Word 1 | PIX[3 | 31:16] | PIX | [15:0] | PIX=Image Data Pixel Count (per line) |
| 2 | Header Word 2 | | 0x0 | 0000 | | not used / spare |
| 3 | Header Word 3 | | 0x0 | 0000 | | not used / spare |
| 4 | Header CRC | CRC. | 1[15:0] | CRC | 2[15:0] | Image Header CRC16 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 112/139

PLATO - F-FEE - Phase B2



9 Operational Modes

9.1 Instrument Modes and transitions

The following table gives the relation between the instrument mode of operation as per AD-02 and the F-FEE configuration.

The next sections define typical F-FEE operation starting from power-on and supporting various instrument sequences.

The unit mode switching is achieved by issuing the DTC_FEE_MODE command. Prior to send this command it may be necessary to update the camera settings. Thus typical sequence for mode switching will consists on the reception of AEB setting commands followed by DEB setting commands and finally the reception of a DTC_FEE_MOD command that will be effective at this arrival of the next ccd_clk pulse.

The mode switching diagram is depicted in Figure 9-1(from AD-02).

| DEB Mode | State Description | Transition from | Synchronous to | Commanding before entering |
|--------------|---|--|----------------|---|
| (F-FEE Mode) | · | Mode | F-camera cycle | mode |
| OFF | The DEB (F-FEE) is switched off. | none | | none |
| ON | The DEB (F-FEE) is powered and ready to receive RMAP commands. | OFF | NO | From OFF mode: None |
| | | STANDBY WINDOWING_ PATTERN FULL-IMAGE_ PATTERN | YES / NO * | From other modes: ■ Switch to ON mode ■ DTC_FEE_MOD (7) |
| STANDBY | In this mode the CCDs and the F-FEE shall reach a thermal stable state, so that valid data are available immediately after changing to the FULL_IMAGE or WINDOWING modes. | ON WINDOW FULL-IMAGE | NO | From ON mode: Pre-configure DEB: DTC_SEL_SYN() DTC_SEL_TRG() DTC_25S_DLY() Power on all needed AEBs: DTC_AEB_ONOFF (for every AEB) Configure AEBs: see Switch to STANDBY mode DTC_FEE_MOD (7) From other modes: Switch to STANDBY mode DTC_FEE_MOD (7) |
| FULL_IMAGE | The F-FEE will read-out all CCDs in parallel in a 2.5 second cycle and will transfer the image data of one CCD using 2 SpaceWire link to the F- | STANDBY | YES | Configure DEB: DTC_IN_MOD() Switch to FULL_IMAGE mode DTC_FEE_MOD (0) |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 113/139

PLATO - F-FEE - Phase B2



| | DPU. The complete focal plane is transferred to the F-DPU after a minimum of 4 frames. | | | |
|----------------------|--|---------|-----|---|
| FULL_IMAGE PATTERN | While the AEBs (and thus CCDs) are switched off, the F-FEE operates as in FULL_IMAGE mode (i.e. all lines will be transferred to the F-DPU) and delivers generated data instead of ADC data. The pattern generated is described in AD-04. | ON | YES | Configure DEB DTC_TMOD_CONF() DTC_ DTC_ N_MOD() Switch to FULL_IMAGE PATTERN mode DTC_FEE_MOD (1) |
| WINDOWING | The F-FEE will read-out all CCDs in parallel in a 2.5 second cycle and will transfer the windowing image data to the F-DPU. | STANDBY | YES | Configure DEB: DTC_WDW_TAB() DTC_WDW_IDX() DTC_WDW_SIZ() DTC_IN_MOD() Switch to WINDOWING mode DTC_FEE_MOD (2) |
| WINDOWING PATTERN | While the AEBs (and thus CCDs) are switched off, the F-FEE operates as in WINDOW-ING mode and delivers generated data instead of ADC data. The pattern generated is described in AD-04. | ON | YES | Configure DEB: DTC_TMOD_CONF() DTC_WDW_TAB() DTC_WDW_IDX() DTC_WDW_SIZ() DTC_IN_MOD() Switch to TEST_WINDOWING mode DTC_FEE_MOD (3) |

Table 9-1 DEB mode commanding

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 114/139

^{*:} mode switching is performed asynchronously when the 'immediate ON' command is received (see section 9.7)

PLATO - F-FEE - Phase B2






Figure 9-1: F-FEE mode switching transition diagram

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 115/139

PLATO - F-FEE - Phase B2



| AEB State | State Description | Transition | State Options | Commanding before enter- |
|--------------------|---|------------|---|--|
| | | from State | | ing state |
| Off | The AEB is switched off. The AEB can be powered up by the DEB. | none | | None |
| AEB_STATE_ INIT | The AEB is powered up and ready to receive command from the F-FPU (RMAP commands will be translated to SPI accesses by DEB). This state is used for basic configuration (e.g. power sequencing and HK). | Off | CCD powered: no VASP powered: no CCD clocked: no AEB Data on: no AEB HK on: no HK via TC: no | state transition to AEB_STATE_INIT ATC_CTRL_STATE(1) |
| AEB_STATE_ | This state is used to con- | AEB_STATE | CCD powered: yes | • configuration of power- |
| CONFIG | figure all configuration of the AEB including config- uration of video ADC | _INIT | VASP powered: yes CCD clocked: no AEB Data on: no | sequencing (AIT, optional): |
| | (VASP) whose configuration is not held in the AEB_FPGA. This state | | AEB HK on: no HK via TC: yes | • configuration of HK (if configuration different |
| | allows the AEB to change | | | from default configuration, |
| | the CCD scripts without powering down the CCD. | | | optional): |
| | personing across and across | | | - ATC_SET_ADC1() |
| | | | | - ATC_SET_ADC2() |
| | | | | • state transition to |
| | | | | AEB_STATE_CONFIG: |
| | | | | - ATC_CTRL_STATE(2) |
| | | | | - F-DPU check if |
| | | | | AHK_C2_CCD is in the |
| | | | | valid range |
| AEB_STATE_ | In this state, the AEB is | AEB_STATE | CCD powered: yes | • set bias voltages VOG, |
| IMAGE | fully functional. | _CONFIG | VASP powered: yes | VRD, VOD |
| | | | CCD clocked: yes AEB Data on: yes | - ATC_SET_DAC1() |
| | | | AEB HK on: yes | - ATC_SET_DAC2() |
| | | | | • set VASP configuration |
| | | | | (calibration coefficients) 2 |
| | | | | - ATC_CTRL_VASP() |
| | | | | • upload clock sequencer |
| | | | | configuration (parameters) |
| | | | | - ATC_SET_SEQ() |
| | | | | • set internal/external sync |
| | | | | source (AIT, optional) |
| | | | | - ATC_SET_AEB |
| | | | | • state transition to |
| | | | | 513.12 2.2.13.13.1 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 116/139

PLATO - F-FEE - Phase B2



| PATTERN fully functional. The AEB CONFIG VASP powered: yes CCD clocked: yes | | AEB_STATE_IMAGE: - ATC_CTRL_STATE(3) | | | | |
|---|------------------------------|---|--|---|---|--|
| terns instead of CCD data. AEB HK on: yes • set internal/extern source (AIT, optional - ATC_SET_AEB described in AD-04. The pattern is used internally AEB_STATE_PATTER | ern N() nal sync al) RN: | set SimuCam Pattern configuration ATC_SET_PATTERN() set internal/external sync source (AIT, optional) | • set SimuCam Parson configuration - ATC_SET_PATTEI • set internal/exter source (AIT, option - ATC_SET_AEB • state transition to AEB_STATE_PATTE | VASP powered: yes CCD clocked: yes AEB Data on: yes | fully functional. The AEB will send SimuCam Patterns instead of CCD data. The pattern generated is described in AD-04. The pattern is used internally for testing the interface between AEB and DEB FPGA. For the F-FEE pattern, please refer to DEB states FULL_IMAGE PATTERN and WINDOWING | |

- A baseline clock scheme is used if needed to protect CCD (TBD).
- The calibration of the VASP must be performed in AEB_STATE_CONFIG state (TBC). A procedure is TBD.
- The clock sequencer configuration (parameters) contains all needed information about the CCD clocking scheme:
 - integration time
 - lines to readout (number, first, last, overscan lines, dump, ...)
 - pixels to readout (number, overscan pixels, ...)

Table 9-2 AEB Mode Commanding




Figure 9-2 AEB state machine

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 117/139

PLATO - F-FEE - Phase B2



9.2 Implementation of Immediate ON Sequence

Immediate Return to ON-Mode sequence commands the DEB to return to ON Mode and the AEBs to return to AEB_STATE_INIT and power down the CCDs and VASPs. This sequence consists of one command towards each AEB and two commands towards DEB.

1. Command the four AEBs to enter AEB STATE INIT. RMAP verified write to:

| Address | Value (hex) | Description |
|----------------|-------------|-----------------------------------|
| 0x00 0001 0000 | 0x06000000 | Set AEB 1 to state AEB_STATE_INIT |
| 0x00 0002 0000 | 0x06000000 | Set AEB 2 to state AEB_STATE_INIT |
| 0x00 0004 0000 | 0x06000000 | Set AEB 3 to state AEB_STATE_INIT |
| 0x00 0008 0000 | 0x06000000 | Set AEB 4 to state AEB_STATE_INIT |

The above commands power down the CCDs and VASPs using a defined power down sequence (TBC).

2. Command the DEB to enter Immediate ON mode. RMAP verified write to:

| Address | Value (hex) | Description |
|----------------|-------------|--------------------------|
| 0x00 0000 0018 | 0x00000001 | Set DEB to state ON mode |

3. Command the DEB to power off the AEBs. RMAP verified write to:

| Address | Value (hex) | Description |
|----------------|-------------|-----------------------------|
| 0x00 0000 0000 | 0x00000000 | Switch off AEB 1,2,3, and 4 |

9.3 Commanding

The F-FEE consists of 5 sub-units (DEB, 4 AEBs) that must be configured in a defined sequence. Configuration of the AEBs will only be possible if the corresponding AEB is powered (the DEB has power switches for the VDIG voltage used by the AEB_FPGA). Furthermore, consequently and logically, the DEB will not receive data from a non-powered AEB.

For all operating modes of the F-FEE, the initialization and configuration sequence to put the F-FEE into full operating mode will include the following steps:

- 1. Powering up F-FEE (activation of all supply voltages) → the DEB is now in "ON" Mode
- 2. Configuration of DEB:
 - a. Initial Configuration of DEB
 - b. Powering up of all (needed) AEBs.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 118/139

PLATO - F-FEE - Phase B2



- 3. Configuration of all (powered) AEBs; for each AEB:
 - a. Setting the AEB to AEB_STATE_CONFIG.
 - b. Configuration of AEB.
 - c. Setting AEB to AEB_STATE_IMAGE or AEB_STATE_PATTERN
- 4. Configuration of DEB:
 - a. Final configuration of DEB.
 - b. Setting the DEB mode.

9.3.1 Configuration of DEB

First steps consist in global setting of the DEB (pre-configuration) such as nominal or redundant clock / synchronisation signals activation, internal or external synchronisation signal source activation, ...

These actions depend on the configuration of the instrument and do not depend on the camera target operation mode.

a. Setting the DEB clock & synchronisation signals to nominal or redundant source (DTC_SEL_SYNC) register):

| Address | Value (hex) | Description |
|----------------|-------------|---|
| 0x00 0000 0134 | 0x0000 0001 | Set clock / sync interface to 'nominal' |

b. Setting the DEB 2.5s synchronisation signal to internal or external (DTC_SEL_TRG register):

| Address | Value (hex) | Description |
|-----------------|-------------|------------------------------------|
| 0x00 0000 0012C | 0x0000 0000 | Set 2.5s sync source to 'external' |

c. Setting the DEB delay for the propagation to the AEBs of the 2.5s synchronisation signals (DTC_25S_DLY register)

Write to DEB address 0x0000 the following values:

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------|
| 0x00 0000 013C | 0x0000 0000 | Set delay to 2.5s to null |

Additionally, it could be useful to reset the content of the error flag registers and counters:

d. Setting the DEB error counters and pointers to null (DTC_RST_CPS register):

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 119/139

PLATO - F-FEE - Phase B2



| Address | Value (hex) | Description |
|----------------|-------------|----------------------------|
| 0x00 0000 0138 | 0x0000 0000 | Reset DTC-RST-CPS register |

e. Setting the DEB clock & synchronisation signals to nominal or redundant source (DTC_FRM_CNT register):

| Address | Value (hex) | Description |
|----------------|-------------|--|
| 0x00 0130 0000 | 0x0000 0000 | Set the content of the DTC-FRM-CNT register to 0 |

Finally, the pre-configuration selects the SpaceWire link to be used for the transmission of the TimeCode:

f. Setting the SpaceWire link used to transmit TimeCode (DTC_SPW_CFG register)):

| Address | Value (hex) | Description |
|----------------|-------------|--|
| 0x00 0144 0000 | 0x0000 0000 | Select SpaceWire link 1 to transmit TimeCode |

Next step consists in sequentially power the AEB.

g. Setting the AEBi VDIG power line switch command signal to 'on' (DTC_AEB_ONOFF register):

| Address | Value (hex) | Description |
|----------------|-------------|--|
| 0x00 0000 0000 | 0x000 00001 | Set content of DTC_AEB_ONOFF to '1' to |
| | | switch-on AEB1 |

Following this action, the configuration of the last powered AEB can be done by executing the sequence defined in section 9.3.2.

9.3.2 Configuration of AEBs

a. Setting the AEB to AEB_STATE_CONFIG From state AEB_STATE_INIT, change state to state AEB_STATE_CONFIG: Write to AEB address 0x0000 the following values:

| Address | Value (hex) | Description |
|----------------|-------------|-----------------------------------|
| 0x00 000A 0000 | 0x0A000000 | Set AEB state to AEB_STATE_CONFIG |

Where A defines the address of the specific AEB.

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 120/139

PLATO - F-FEE - Phase B2



b. Configuration of AEB.

Configuration of AEB involves changing the values of the registers in AEB critical configuration area and AEB general configuration area if they are different than the default values. The description of these parameters is found in chapters 6.2.1 and 6.2.2. All the parameters related to the CCD sequencing module are under SEQ_CONFIG area with start address 0x00 000A 0120. Below is a list of all the possible actions that can be completed, in order to set the respected parameters. The target mode indicates which mode/state these parameters are affecting. Not all actions need to be set, but only the parameters that are different than the default.

9.3.2.1 Target mode: AEB_STATE_IMAGE

a. Read VASP registers

- 1. Enter the address in VASP_CFG_ADDR of VASP_I2C_CONTROL register.
- 2. Set bit I2C_READ_START of VASP_I2C_CONTROL register.
- 3. Wait for flags VASP1_CFG_RUN and VASP2_CFG_RUN in AEB_STATUS register to go low.
- 4. Read contents of VASP1 and VASP2 registers from VASP_RD_CONFIG register

b. Write VASP registers

- 1. Enter the address in VASP_CFG_ADDR of VASP_I2C_CONTROL register.
- 2. Set bit I2C_WRITE_START of VASP_I2C_CONTROL register.
- 3. Wait for flags VASP1_CFG_RUN and VASP2_CFG_RUN in AEB_STATUS register to go low.
- 4. It is recommended, to read the VASP registers using previous command, to confirm the registers have been correctly set.

c. VASP Calibration

- 1. Set bit VASP1_CAL_EN in register AEB_CONFIG.
- Select VASP using bits VASP1_SELECT and VASP2_SELECT and set bit CALIBRATION-_START in register VASP_I2C_CONTROL.

d. Set CCD and Clock Sequencer configuration

The parameters for CCD and Clock Sequencer are grouped in SEQ_CONFIG register group. The parameters that are likely to be changed by the user during the operation of the sequencer start from address 0x0140 and are described in RD-05 and in chapter 6.2.2. The registers can be written in any state, but the CCD Sequencer module reads the new parameters in all states except state AEB_STATE_IMAGE (i.e when the Sequencer is in Idle mode).

e. Set DAC parameters

- 1. Write the parameters in registers DAC_CONFIG_1 and DAC_CONFIG_2 (if different from default).
- 2. Set bit DAC_WR of register AEB_CONTROL to 1.

f. HK ADC register read

- 1. Set bit ADC_CFG_RD of AEB_CONTROL register.
- 2. Read registers ADC1_RD_CONFIG for the contents of ADC1 registers Read registers ADC2_RD_CONFIG for the contents of ADC2 registers

g. HK ADC register write

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 121/139

PLATO - F-FEE - Phase B2



- 1. Enter register values for ADC1 in ADC1_CONFIG register and register values for ADC2 in ADC2_CONFIG register.
- 2. Set bit ADC_CFG_WR of AEB_CONTROL register.

h. HK ADC data read

- 1. Set bit ADC_DATA_RD of AEB_CONTROL register.
- 2. Wait for bit ADC_DAT_RD_RUN of register AEB_STATUS to go low.
- 3. Read contents of registers ADC_RD_DATA

9.3.2.2 Target mode: AEB_STATE_PATTERN

a. Set Pattern parameters

In register AEB_CONFIG_PATTERN set the following values:

- PATTERN_CCDID: CCD ID to be used for the pattern generation
- PATTERN_COLS: Number of pattern columns to be generated
- PATTERN_ROWS: Number of pattern rows to be generated
- c. Setting AEB to AEB_STATE_IMAGE or AEB_STATE_PATTERN
 From state AEB_STATE_CONFIG, change state to state AEB_STATE_IMAGE:
 Write to AEB address 0x00 000A 0000 the following values:

| Address | Value (hex) | Description |
|----------------|-------------|----------------------------------|
| 0x00 000A 0000 | 0x0E000000 | Set AEB state to AEB_STATE_IMAGE |

Where A defines the address of the specific AEB.

For testing purposes only, the AEB may be set to state AEB_STATE_PATTERN. In this state a pattern according to AD-04 is send instead of the CCD image.

| Address | Value (hex) | Description |
|----------------|-------------|------------------------------------|
| 0x00 000A 0000 | 0x1A000000 | Set AEB state to AEB_STATE_PATTERN |

Where A defines the address of the specific AEB.

9.3.3 Configuration of DEB

When the four AEB have been configured by the execution of 9.3.2 further steps will consists in the configuration of the DEB according to the operating mode target. Prior to do that the DEB mode shall be switched to STAND-BY mode only if target modes are WINDOWING or FULL-IMAGE:

a. Set the operating mode of the DEB to STAND-BY (DTC_FEE_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------|
| 0x00 0000 0100 | 0x0000 0007 | Set DTC_FEE_MOD register to '6' |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 122/139

PLATO - F-FEE - Phase B2



Note: if target operating modes are WINDOWING PATTERN or FULL-IMAGE PATTERN and according to mode transition previous command shall not be executed.

9.3.3.1 Target mode: WINDOWING PATTERN

b. Loading the list of active windows into the DEB:

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------------|
| 0x00 0000 2000 | See xxx | Write the active window list into the |
| | | DTC_WDW_TAB FPGA memory table |

c. Loading the position / length of CCD sub-lists stored into the active table memory (DTC_WDW_IDX register)

| Addresses | Value (hex) | Description |
|------------------|-------------|-------------------------------------|
| 0x00 0000 0110 | See xxx | Write the position of the beginning |
| (0x00 0000 0114) | | and the length of the active window |
| (0x00 0000 0118) | | list for CCD1 to CCD4 |
| (0x00 0000 011c) | | |

d. Set the size in number of pixels / number of lines of the active windows (DTC_WDW_SIZ register)

| Address | Value (hex) | Description |
|----------------|-------------|-------------------------------------|
| 0x00 0000 010c | 0x0000 0905 | Write into DTC_WDW_SIZ an active |
| | | window size of 9 pixels and 5 lines |
| | | size |

e. Set the DEB input data processing to image pattern generator input position for all the eight processing channels of the DEB (DTC_ IN_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|--------------------------------------|
| 0x00 0000 0104 | 0x0505 0505 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x0505 0505 | the code for t connection of DEB im- |
| | | age pattern generator outputs to DEB |
| | | processing channels |

f. Set the size of the image pattern generated by the DEB (DTC_ SIZ_PAT register)

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 123/139

PLATO - F-FEE - Phase B2



| Address | Value (hex) | Description |
|----------------|-------------|-------------------------------------|
| 0x00 0000 0124 | 0x03E8 08CF | Set the image size to 1000 lines of |
| | | 2255 pixels by writing into |
| | | DTC_SIZ_PAT register |

g. Set the number of over scan lines of the image pattern generated by the DEB (DTC_ OVS_PAT register):

| Address | Value (hex) | Description |
|----------------|-------------|--------------------------------------|
| 0x00 0000 0120 | 0x0000 000A | Set the number of over scan lines to |
| | | 10 by writing into DTC_OVS_PAT reg- |
| | | ister |

Last step consists in switching the camera to WINDOWING PATTERN mode to activate data transmission to the F-DPU:

h. Set the operating mode of the DEB to WINDOWING PATTERN (DTC_FEE_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------|
| 0x00 0100 0000 | 0x0000 0003 | Set DTC-FEE-MOD register to '3' |

9.3.3.2 Target mode: FULL-IMAGE PATTERN

b. Set the size of the image pattern generated by the DEB (DTC_ SIZ_PAT register)

| Address | Value (hex) | Description |
|----------------|-------------|-------------------------------------|
| 0x00 0000 0124 | 0x08CF 08CF | Set the image size to 2255 lines of |
| | | 2255 pixels by writing into |
| | | DTC_SIZ_PAT register |

c. Set the number of over scan lines of the image pattern generated by the DEB (DTC_ OVS_PAT register):

| Address | Value (hex) | Description |
|----------------|-------------|--|
| 0x00 0000 0120 | 0x0000 0005 | Set the number of over scan lines to 5 |
| | | by writing into DTC_OVS_PAT register |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 124/139





d. Set the DEB input data processing to image pattern generator input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------------|
| 0x00 0000 0104 | 0x0000 0000 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x0006 0005 | the code for connection of DEB image |
| | | pattern generator outputs to DEB pro- |
| | | cessing channels |

This first configuration corresponds to the transmission in the two SpaceWire links #1 and #2 of the data from DEB pattern generator simulating the CCD1

Next step consists in switching the camera to FULL-IMAGE PATTERN mode to activate data transmission to the F-DPU:

e. Set the operating mode of the DEB to FULL-IMAGE PATTERN (DTC_FEE_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------|
| 0x00 0100 0000 | 0x0000 0001 | Set DTC-FEE-MOD register to '1' |

The three next steps (d., e. and f.) consist in modifying the routing of the AEB outcoming data into the DEB processing channel in order to transmit successively data from CCD2, CCD3 and CCD4. This sequence along with step b. above shall be executed as many times as CCD frame transmission is expected (refer to figure 7-6 for an overview of the sequence).

f. Set the DEB input data processing to image pattern generator input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|-------------------------------------|
| 0x00 0000 0104 | 0x0000 0000 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x0500 0600 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This configuration corresponds to the transmission in the two SpaceWire links #1 and #2 of the data from DEB pattern generator simulating the CCD2

g. Set the DEB input data processing to image pattern generator input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x 0006 0005 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0000 0000 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 125/139

PLATO - F-FEE - Phase B2



This configuration corresponds to the transmission in the two SpaceWire links #3 and #4 of the data from DEB pattern generator simulating the CCD3

h. Set the DEB input data processing to image pattern generator input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x0500 0600 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0000 0000 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This configuration corresponds to the transmission in the two SpaceWire links #3 and #4 of the data f from DEB pattern generator simulating the CCD4

9.3.3.3 Target mode: WINDOWING

b. Loading the list of active windows into the DEB:

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------------|
| 0x00 0000 2000 | See xxx | Write the active window list into the |
| | | DTC_WDW_TAB FPGA memory table |

c. Loading the position / length of CCD sub-lists stored into the active table memory (DTC_WDW_IDX register):

| Address | Value (hex) | Description |
|------------------|-------------|-------------------------------------|
| 0x00 0000 0110 | See xxx | Write the position of the beginning |
| (0x00 0000 0114) | | and the length of the active window |
| (0x00 0000 0118) | | list for CCD1 to CCD4 |
| (0x00 0000 011c) | | |

d. Set the size in number of pixels / number of lines of the active windows (DTC_ WDW_SIZ register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------------|
| 0x00 0000 010c | 0x000 02020 | Write into DTC_WDW_SIZ an active |
| | | window size of 32 pixels and 32 lines |
| | | size |

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 126/139





e. Set the DEB input data processing to AEB input position for all the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|---------------------------------------|
| 0x00 0000 0104 | 0x 0101 0101 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0101 0101 | the code for connection of DEB image |
| | | pattern generator outputs to DEB pro- |
| | | cessing channels |

Last step consists in switching the camera to WINDOWING mode to activate data transmission to the F-DPU:

f. Set the operating mode of the DEB to WINDOWING (DTC_FEE_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------|
| 0x00 0100 0000 | 0x0000 0002 | Set DTC-FEE-MOD register to '2' |

9.3.3.4 Target mode: FULL-IMAGE

b. Set the DEB input data processing to AEB input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x 0000 0000 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0002 0001 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This first configuration corresponds to the transmission in the two SpaceWire links #1 and #2 of the data from the CCD1

Last step consists in switching the camera to FULL-IMAGE mode to activate data transmission to the F-DPU:

c. Set the operating mode of the DEB to FULL IMAGE mode (DTC_FEE_MOD register):

| Address | Value (hex) | Description |
|----------------|-------------|---------------------------------|
| 0x00 0100 0000 | 0x0000 0000 | Set DTC-FEE-MOD register to '0' |

The three next steps (d., e. and f.) consist in modifying the routing of the AEB outcoming data into the DEB processing channel in order to transmit successively data from CCD2, CCD3 and CCD4. This sequence along with step b. above shall be executed as many time CCD frame transmission is expected (refer to figure 7-5 for an overview of the sequence).

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 127/139

PLATO - F-FEE - Phase B2



d. Set the DEB input data processing to AEB input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x 0000 0000 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0100 0200 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This configuration corresponds to the transmission in the two SpaceWire links #1 and #2 of the data from the CCD2

e. Set the DEB input data processing to AEB input position for two of the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x 0002 0001 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0000 0000 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This configuration corresponds to the transmission in the two SpaceWire links #3 and #4 of the data from the CCD3

f. Set the DEB input data processing to AEB input position for all the eight processing channels of the DEB (DTC_IN_MOD register):

| Address | Value (hex) | Description |
|----------------|--------------|-------------------------------------|
| 0x00 0000 0104 | 0x 0100 0200 | Write into the DTC_IN_MODE register |
| 0x00 0000 0108 | 0x 0000 0000 | the code for connection of AEB out- |
| | | puts to DEB processing channels |

This configuration corresponds to the transmission in the two SpaceWire links #3 and #4 of the data from the CCD4

9.4 Anomaly detection and handling

9.4.1 Hardware anomalies

Nominal system clock is 100 MHz. In case of wrong setting of the PLL controller registers (i.e. induced by a SEE) the frequency of this clock may become lower than expected or even may be interrupted. This situation is detected by activation of the external watchdog device, since internal time-out counter is not reset on-time. Due to watchdog device specification its activation while occur 1.6s following the clock frequency anomaly. During this period both DEB system and AEB clocks do not have their nominal frequency. This situation will in turn induces a non-nominal operation of the FPGA and of the SpaceWire links in particularly and their disconnection.

When triggered a reset pulse is resetting the FPGA and the PLL controller. For the FPGA this situation is similar to a reset raised when powering on the DEB (see §4.6.9.1).

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007
Issue / Revision: 1/2
Page: 128/139





The following table defines the detection and recovery sequence along with expected delays.

| Status | Time | Comment |
|----------------------------|-------------------|------------------------------|
| Nominal | - | PLL_CLK=12.5 MHz |
| | | SYS_CLK & AEB_CLK=100 MHz |
| | | SpaceWire links connected |
| Clock anomaly | T0 | PLL_CLK=12.5/N MHz |
| | | SYS_CLK & AEB_CLK=100/N MHz |
| | | SpaceWire links disconnected |
| Clock anomaly detection by | T1 = T0 + 1.6 s | PLL_CLK=12.5/N MHz |
| watchdog device | | SYS_CLK & AEB_CLK=100/N MHz |
| | | SpaceWire links disconnected |
| Reset | T1 + dT | PLL_CLK=12.5 MHz |
| | | SYS_CLK & AEB_CLK=12.5 MHz |
| | | SpaceWire links stopped |
| End of reset * | T2 = T1 + 280 ms | PLL_CLK=12.5 MHz |
| | | SYS_CLK & AEB_CLK=100 MHz |
| | | SpaceWire links stopped |
| Nominal * | T2 + 100 μs | PLL_CLK=12.5 MHz |
| | | SYS_CLK & AEB_CLK=100 MHz |
| | | SpaceWire links connected |

^{*:} delays are max. values.

9.5 Unit operation

9.5.1 DEB power on sequence

| Event | FGPA state | FPGA | PLL controller state | AEB sync. | SpaceWire |
|-------------------|---------------------------------------|--------|---|-----------|------------|
| | | Output | | interface | link state |
| | | state | | state | |
| DEB pow- er-on | Reset | High-Z | Running in default configuration Unlocked – free running at 100 – delta MHz PLL_CLK=12.5 MHz SYS_CLK & AEB_CLK=12.5 MHz | High-Z | Stop |
| End of reset | Limited active* | Active | Running in default configuration Unlocked – free running at 100 – delta MHz PLL_CLK=12.5 MHz SYS_CLK & AEB_CLK=12.5 MHz | High-Z | Stop |
| | Limited active* / PLL initiali- | Active | Running in default configuration Unlocked – free running at 100 – delta MHz | High-Z | Stop |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 129/139





| | sation | | PLL_CLK=12.5 MHz SYS_CLK & AEB_CLK=12.5 MHz | | |
|--------------------------|--------|--------|--|----------------------|-------|
| End of PLL intialisation | | Active | Running in nominal configuration Locked to external 50 MHz clock PLL_CLK=12.5 MHz SYS_CLK & AEB_CLK=100 MHz | Active at 100 MHz | Start |

^{* :} in limited active state only the PLL control logics is running

9.6 AEB channel to CCD IF number & side equivalence

The AEB are implementing 8 readout channels, numbered 1 to 8. Two successive channels number correspond to the side E & F outputs of one CCD. The following table gives the equivalence between these ID:

| AEB channel ID | CCD IF ID | Side ID | CCD ID | CCD ID |
|----------------|-----------|---------|---------|---------|
| | | | F-FEE 1 | F-FEE 2 |
| 1 | 1 | Е | TBD | TBD |
| 2 | 1 | F | TBD | TBD |
| 3 | 2 | E | TBD | TBD |
| 4 | 2 | F | TBD | TBD |
| 5 | 3 | Е | TBD | TBD |
| 6 | 3 | F | TBD | TBD |
| 7 | 4 | Е | TBD | TBD |
| 8 | 4 | F | TBD | TBD |

Table 9-3 AEB channel to CCD IF side equivalence

The current accommodation on the S/C makes it necessary to rotate the two F-FEEs by 90°C towards each other. Therefore also the CCD ID will be different between F-FEE#1 and F-FEE#2

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 130/139

^{**:} in fully active state all the function of the FGPA are running






Figure 9-3 CCD ID rotation between F-FEE#1 and F-FEE#2

9.7 Command execution & filtering

Depending on the command, the F-FEE mode of operation and the detector readout sequence the DEB will accept or reject a command. In addition since during CCD readout the output data rate is very high in particularly in full image modes, when receiving an authorized command during the readout of a line it will send the RMAP request acknowledge during the CCD vertical line transfer period at the latest. The line readout period being around 900 µs, the maximum delay between the command reception and the acknowledge emission is around 900 µs.

The following figures illustrate the command execution and acknowledge emission in immediate stand-by case () and when the received command is not allowed (– all other commands).




Figure 9-4 - Immediate stand-by mode switching

Title: **F-FEE - Command / Data Interface Control Document**Identifier: PLATO-DLR-PL-ICD-0007

Issue / Revision: 1/2

Page: 131/139

PLATO - F-FEE - Phase B2






Figure 9-5 - Not allowed command

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 132/139

PLATO - F-FEE - Phase B2



10 Appendix A

In Appendix A, the registers that are described in chapter 6 are presented in a 8-bit aligned format. This Appendix is intended for internal use.

10.1 DEB registers

10.1.1 DEB Critical Configuration Area

These parameters are used along with RMAP verified write command. Parameters have write and read access.

| Address | Name | Description | Command mnemonics & comments |
|----------------|-----------------|--------------------------------|--|
| 0x00 0000 0000 | | AEB_ONOFF : VDIG on/off switch | -DTC_AEB_ONOFF |
| 0x00 0000 0001 | | | |
| 0x00 0000 0002 | | | |
| 0x00 0000 0003 | AEB_IDX | | |
| 0x00 0000 0004 | REG_DTA_3_31_24 | PLL_REG : MSB word 3 | -DTC_PLL_REG |
| 0x00 0000 0005 | REG_DTA_3_23_16 | PLL_REG : HIG word 3 | See word 3 of cdcm7005 datasheet |
| 0x00 0000 0006 | REG_DTA_3_15_8 | PLL_REG : MID word 3 | FPGA contains default value according to device pre- |
| 0x00 0000 0007 | REG_DTA_3_7_0 | PLL_REG : LSB word 3 | defined configuration. |
| 0x00 0000 0008 | REG_DTA_2_31_24 | PLL_REG : MSB word 2 | See word 2 of cdcm7005 datasheet |
| 0x00 0000 0009 | REG_DTA_2_23_16 | PLL_REG : HIG word 2 | FPGA contains default value according to device pre- |
| 0x00 0000 000A | REG_DTA_2_15_8 | PLL_REG : MID word 2 | defined configuration |
| 0x00 0000 000B | REG_DTA_2_7_0 | PLL_REG : LSB word 2 | |
| 0x00 0000 000C | REG_DTA_1_31_24 | PLL_REG : MSB word 1 | See word 1 of cdcm7005 datasheet |
| 0x00 0000 000D | REG_DTA_1_23_16 | PLL_REG : HIG word 1 | FPGA contains default value according to device pre- |
| 0x00 0000 000E | REG_DTA_1_15_8 | PLL_REG : MID word 1 | defined configuration |
| 0x00 0000 000F | REG_DTA_1_7_0 | PLL_REG : LSB word 1 | |
| 0x00 0000 0010 | REG_DTA_0_31_24 | PLL_REG : MSB word 0 | See word 0 of cdcm7005 datasheet |
| 0x00 0000 0011 | REG_DTA_0_23_16 | PLL_REG : HIG word 0 | FPGA contains default value according to device pre- |
| 0x00 0000 0012 | REG_DTA_0_15_8 | PLL_REG : MID word 0 | defined configuration |
| 0x00 0000 0013 | REG_DTA_0_7_0 | PLL_REG : LSB word 0 | |

Table 10-1 DEB critical configuration area

10.1.2 DEB General Configuration Area

These parameters are used along with RMAP unverified write command. Parameters have write and read access.

| Address | Name | Description | Command |
|----------------|-----------|--|------------------|
| | | | mnemonic & |
| | | | comments |
| 0x00 0000 0100 | - | FEE_MOD: defines operating mode of the F-FEE | -DTC_FEE_MOD |
| 0x00 0000 0101 | - | | (Accepted in all |
| 0x00 0000 0102 | - | | modes) |
| 0x00 0000 0103 | OPER_MOD | | |
| 0x00 0000 0104 | T7_IN_MOD | IN_MOD selects the input for DEB window processing channel j (0 to 7). | -DTC_IN_MOD |
| 0x00 0000 0105 | T6_IN_MOD | | |
| 0x00 0000 0106 | T5_IN_MOD | | |
| 0x00 0000 0107 | T4_IN_MOD | | |
| 0x00 0000 0108 | T3_IN_MOD | | |
| 0x00 0000 0109 | T2_IN_MOD | | |
| 0x00 0000 010A | T1_IN_MOD | | |
| 0x00 0000 010B | T0_IN_MOD | | |
| 0x00 0000 010C | - | WDW_SIZ: defines X & Y window size. | -DTC_WDW_SIZE |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 133/139





| Address | Name | Description | Command |
|----------------------------------|---|--|----------------|
| Address | Ivallie | Description | |
| | | | mnemonic & |
| | | | comments |
| 0x00 0000 010D | - | | |
| 0x00 0000 010E | W_SIZ_X | | |
| 0x00 0000 010F | W_SIZ_Y | | |
| 0x00 0000 0110 | WDW_IDX_4_MSB | WDW_IDX_LEN: defines index and length of window list for AEB 4. | -DTC_WDW_IDX |
| 0x00 0000 0111 | WDW_IDX_4_LSB | | |
| 0x00 0000 0112 | WDW_LEN_4_MSB | | |
| 0x00 0000 0113 | WDW_LEN_4_LSB | | |
| 0x00 0000 0114 | WDW_IDX_3_MSB | WDW_IDX_LEN: defines index and length of window list for AEB 3. | |
| 0x00 0000 0115 | WDW_IDX_3_LSB | | |
| 0x00 0000 0116 | WDW_LEN_3_MSB | | |
| 0x00 0000 0117 | WDW_LEN_3_LSB | MDW IDV IDV IDV defines index and length of window list for ADD 2 | |
| 0x00 0000 0118 | WDW_IDX_2_MSB | WDW_IDX_LEN: defines index and length of window list for AEB 2. | |
| 0x00 0000 0119 0x00 0000 011A | WDW_IDX_2_LSB WDW_LEN_2_MSB | | |
| 0x00 0000 011A | WDW_LEN_2_LSB | | |
| 0x00 0000 011B | WDW_LEN_2_LSB WDW_IDX_1_MSB | WDW_IDX_LEN: defines index and length of window list for AEB 1. | |
| 0x00 0000 011C | WDW_IDX_1_WISB | TWDW_IDA_LLIN. defines midex and length of willdow list for AEB 1. | |
| 0x00 0000 011D | WDW_IDX_1_LSB WDW_LEN_1_MSB | 1 | |
| 0x00 0000 011E | WDW_LEN_1_M3B | 1 | |
| 0x00 0000 0111 | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | OVS_LIN_PAT: defines overscan line number for the generation of the | -DTC_OVS_PAT |
| 0x00 0000 0120 | | simulated image data (PATTERN modes). | 2.0_0.0_17.1 |
| 0x00 0000 0121 | | | |
| 0x00 0000 0123 | OVS_LIN_PAT | | |
| 0x00 0000 0124 | NB LIN PAT MSB | NB_LIN_PAT: defines the line number for the generation of the simu- | -DTC_SIZ_PAT |
| 0x00 0000 0125 | NB_LIN_PAT_LSB | lated image data (PATTERN modes). | |
| 0x00 0000 0126 | NB PIX PAT MSB | NB_PIX_PAT: defines the pixel number for the generation of the simu- | |
| 0x00 0000 0127 | NB_PIX_PAT_LSB | lated image data (PATTERN modes). | |
| 0x00 0000 0128 | | 2_5S_N_CYC: starts the autonomous generation of sync. pulses for | -DTC_TRG_25S |
| 0x00 0000 0129 | - | 2_5S_N_CYC repetition. | |
| 0x00 0000 012A | - | | |
| 0x00 0000 012B | 2_5S_N_CYC | | |
| 0x00 0000 012C | - | SEL_TRG: selects the source for the 2.5s signal sync. | -DTC_SEL_TRG |
| 0x00 0000 012D | - | | |
| 0x00 0000 012E | - | | |
| 0x00 0000 012F | TRG_SRC | | |
| 0x00 0000 0130 | - | FRM_CNT: presets the content of the frame counters. | -DTC_FRM_CNT |
| 0x00 0000 0131 | - | | |
| 0x00 0000 0132 | FRM_CNT_8 | | |
| 0x00 0000 0133 | FRM_CNT_0 | | |
| 0x00 0000 0134 | - | SEL_SYN: selects the input (main or redundant) for the 50 MHz sync. | -DTC_SEL_SY |
| 0x00 0000 0135 | - | clock and the 2.5s sync. signal. | |
| 0x00 0000 0136 | - | | |
| 0x00 0000 0137 | SYN_FRQ | and the second s | DT0 P07 055 |
| 0x00 0000 0138 | - | resets data processing counters / pointers & watchdog status | -DTC_RST_CPS |
| 0x00 0000 0139 | - PCT WCC | - | |
| 0x00 0000 013A | RST_WDG | - | |
| 0x00 0000 013B | RST_CPS | 255 DLV: defines delay between recention of 2.5- since and a set | DTC 3EC DIV |
| 0x00 0000 013C | 255 DIV 22 46 | 25S_DLY: defines delay between reception of 2.5s sync pulse and effective start of detector readout sequence. | -DTC_25S_DLY |
| 0x00 0000 013D 0x00 0000 013E | 25S_DLY_23_16 25S_DLY_15_8 | enective start of detector reducut sequence. | |
| 0x00 0000 013E | 25S_DLY_15_8 25S_DLY_7_0 | -> 0 to 335ms with 50MHz clock | |
| 0x00 0000 013F | - 255_DL1_/_0 | configures test mode (TBD) | -DTC_TMOD_CONF |
| 0x00 0000 0140 | - | comigares test mode (TDD) | DIC_INIOD_CONF |
| 0x00 0000 0141 | TMOD CONF 8 | 1 | |
| 0x00 0000 0142 | TMOD_CONF_0 | | |
| 0x00 0000 0143 | | SpW configuration for TImecode | -DTC_SPW_CFG |
| 0x00 0000 0144 | | | 2.5_5.0_5.0 |
| 0x00 0000 0146 | | | |
| | 1 | 1 | 1 |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 134/139

PLATO - F-FEE - Phase B2



| Address | Name | Description | Command |
|----------------|----------|-------------|------------|
| | | | mnemonic & |
| | | | comments |
| 0x00 0000 0147 | TIMECODE | | |

Table 10-2 DEB general configuration area

10.1.3 DEB Housekeeping Area

These parameters are used along with RMAP read command. Parameters have read access only.

| Address | Register Title | | | | | Register and | Bit Description | | | | R/W |
|------------------|----------------|---------------|-------------|-------------|----------------|-------------------|------------------|--------------|----------------|--------------|----------|
| (hex] | (Mnemonic] | Default value | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Mode |
| | | | | | Critical Confi | guration Area | | | | | |
| 0x1000 | | 0b00000000 | - | - | - | - | - | | OPER_MOD | | R |
| 0x1001 | | 0b00000000 | | Window | List Table EDA | C Corrected Error | r Number | | Uncorrected I | Error Number | R |
| 0x1002 | DEB_STATUS | 0b00000000 | | | | PLL | status | | | | R |
| | | | Vdig AEB#4 | Vdig AEB#3 | Vdig AEB#2 | Vdig AEB#1 | Wdw List Cnt | Wdw List Cnt | | | |
| 0x1003 | | 0b00000000 | Status | Status | Status | Status | Ovf | Ovf | AEB SPI Status | Wdg_status | R |
| | | | Row Active | Row Active | Row Active | Row Active | Row Active | Row Active | Row Active | Row Active | |
| | | | List #8 Cnt | List #7 Cnt | List #6 Cnt | List #5 Cnt | List #4 Cnt | List #3 Cnt | List #2 Cnt | List #1 Cnt | |
| 0x1004 | | 0b00000000 | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | R |
| | DEB OVF | | Out Buff #8 | Out Buff #7 | Out Buff #6 | Out Buff #5 | Out Buff #4 | Out Buff #3 | Out Buff #2 | Out Buff #1 | |
| 0x1005 | DEB_OVI | 0b00000000 | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | Ovf | R |
| 0x1006 | | 0b00000000 | - | RMAP#4 Ovf | - | RMAP#3 Ovf | - | RMAP#2 Ovf | - | RMAP#1 Ovf | R |
| | | | | | | Line / Pixel Co | ounters Overflow | | | | |
| 0x1007 | | 0b00000000 | | | | | | | | | R |
| | | | | | | SPW_S | TATUS_24 | | | | |
| 0x1008 | | 0b00000000 | | | | | | | | | R |
| 0.4000 | | 01.00000000 | | | | SPW_S | TATUS_16 | | | | |
| 0x1009 | SPW_STATUS | 0b00000000 | | | | CD111 | TATUS 0 | | | | R |
| 0x100A | | 0b00000000 | | | | SPW_S | STATUS_8 | | | | R |
| UXIUUA | | 000000000 | | | | CDW/ C | STATUS 8 | | | | N. |
| 0x100B | | 0b00000000 | | | | 3PW_3 | STATUS_8 | | | | R |
| 0x100B | | NA NA | | | | | | Vdie | g in | | - 1 |
| 0x100C | | NA NA | | | | Vc | l dig in | Vui | 5_!!! | | |
| 0x100E | DEB_AHK1 | NA NA | | | | VC | I | V | in | | |
| 0x100E | | NA NA | | | | , | Vio | <u>*</u> | 10 | | |
| 0x1010 | | NA NA | | | | | I | Vo | or | | |
| 0x1011 | | NA NA | | | | | /cor | ** | .01 | | |
| 0x1011 | DEB_AHK2 | NA NA | | | | | 1 | VI | vd | | |
| 0x1012 | | NA NA | | | | 1 | /lvd | VI | vu | | |
| 0x1013 | | NA NA | | | | | VIVU | | | | |
| 0x1014 0x1015 | | NA NA | | | | | | | | | |
| 0x1015 0x1016 | DEB_AHK3 | NA NA | | | | | l | DEB | TEMP | | \vdash |
| 0x1010 | | NA NA | | | | DEB | TEMP | DEB_ | ILIVII | | |
| 0/101/ | | IVA | | | | DEB | _ I LIVIF | | | | |

Table 10-3 DEB housekeeping area

10.1.4 DEB Windowing Area

These parameters are used along with RMAP unverified write command. Parameters have write and read access.

| Address | Register Title | 5611 | Register and Bit Description | | | | | | | R/W | | |
|---------|-----------------------------|---------------|------------------------------|-------------|--------------|--------------|--------------|--------------|-------------|-------------|------|--|
| (hex) | (Mnemonic) | Default value | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Mode | |
| | Critical Configuration Area | | | | | | | | | | | |
| 0x2000 | | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W | |
| 0x2001 | WDW_TAB | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W | |
| 0x2002 | (WDW#1 OF | 0b00000000 | 0 | 1 | Y coord [13] | Y coord [12] | Y coord [11] | Y coord [10] | Y coord [9] | Y coord [8] | R/W | |
| 0x2003 | CCD#1) | 0b00000000 | Y coord [7] | Y coord [6] | Y coord [5] | Y coord [4] | Y coord [3] | Y coord [2] | Y coord [1] | Y coord [0] | R/W | |
| 0x2000 | WDW_TAB | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W | |
| 0x2001 | (WDW#2 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W | |
| | CCD#1) | | | | | | | | | | | |
| | | | | | | | | | | | | |
| 0x2xx0 | WDW_TAB | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 135/139

PLATO - F-FEE - Phase B2



| 1 0 | /MDM#4 OF | 01-00000000 | V [71 | V [C] | V [F] | V [41 | V [21 | V [2] | V [41 | V [0] | D/4/ |
|--------|----------------------|-------------|-------------|-------------|--------------|--------------|--------------|--------------|-------------|-------------|------|
| 0x2xx1 | (WDW#1 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| 0x2xx2 | CCD#2) | 0b00000000 | 0 | 1 | Y coord [13] | Y coord [12] | Y coord [11] | Y coord [10] | Y coord [9] | Y coord [8] | R/W |
| 0x2xx3 | | 0b00000000 | Y coord [7] | Y coord [6] | Y coord [5] | Y coord [4] | Y coord [3] | Y coord [2] | Y coord [1] | Y coord [0] | R/W |
| 0x2xx0 | WDW_TAB | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W |
| 0x2xx1 | (WDW#2 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| | CCD#2) | | | | | | | | | | |
| | | | | | | | | | | | |
| 0x2yy0 | MOM TAR | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W |
| 0x2yy1 | WDW_TAB (WDW#1 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| 0x2yy2 | (WDW#1 OF CCD#3) | 0b00000000 | 0 | 1 | Y coord [13] | Y coord [12] | Y coord [11] | Y coord [10] | Y coord [9] | Y coord [8] | R/W |
| 0x2yy3 | ССБ#3) | 0b00000000 | Y coord [7] | Y coord [6] | Y coord [5] | Y coord [4] | Y coord [3] | Y coord [2] | Y coord [1] | Y coord [0] | R/W |
| 0x2yy0 | WDW_TAB | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W |
| 0x2yy1 | (WDW#2 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| | CCD#3) | | | | | | | | | | |
| | | | | | | | | | | | |
| 0x2zz0 | | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W |
| 0x2zz1 | WDW_TAB | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| 0x2zz2 | (WDW#1 OF CCD#4) | 0b00000000 | 0 | 1 | Y coord [13] | Y coord [12] | Y coord [11] | Y coord [10] | Y coord [9] | Y coord [8] | R/W |
| 0x2zz3 | CCD#4) | 0b00000000 | Y coord [7] | Y coord [6] | Y coord [5] | Y coord [4] | Y coord [3] | Y coord [2] | Y coord [1] | Y coord [0] | R/W |
| 0x2zz0 | WDW_TAB | 0b00000000 | 1 | 0 | side | X coord [12] | X coord [11] | X coord [10] | X coord [9] | X coord [8] | R/W |
| 0x2zz1 | (WDW#2 OF | 0b00000000 | X coord [7] | X coord [6] | X coord [5] | X coord [4] | X coord [3] | X coord [2] | X coord [1] | X coord [0] | R/W |
| | CCD#4) | | | | | | | | | | |
| | | | | | | | | | | ••• | |

Table 10-4 DEB windowing area

10.2 AEB Registers

10.2.1 AEB Critical Configuration Area

These parameters are used along with RMAP verified write command. Parameters have write and read access.

| | B 11 TH | De- | | | | Register and Bit | t Description | | | | 5.44 | |
|-----------------------------|------------------------------|------------|-------------------------|---------------------------------------|-----------|------------------|---------------|-------------|------------------|------------------|-------------|--|
| Address (hex) | Register Title (Mnemonic) | fault | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W Mode | |
| (HEX) | (ivinemonic) | value | BIL 7 | BILO | | - | BIL 3 | BIL Z | BIL I | ысо | Wiode | |
| Critical Configuration Area | | | | | | | | | | | | |
| 0x0000 | | 0x00 | Rese | Reserved NEW_STATE SET_STATE AEB_RESE | | | | | | | R/W | |
| | | | | | | | ADC_DATA_ | ADC_CFG_W | | | - 6 | |
| 0x0001 | AEB_CONTROL | 0x00 | | No | t Used | | RD . | R | ADC_CFG_RD | DAC_WR | R/W R/W | |
| 0x0002 | | 0x00 | Reserved | | | | | | | | | |
| 0x0003 | | 0x00 | | | | Reser | ved | | | ı | R/W | |
| 00004 | | 0x00 | | | D | | | | WATCH- | INIT CVALC | D //4/ | |
| 0x0004 | | 000 | | | Res | served | | ı | DOG_DIS | INT_SYNC | R/W | |
| 0x0005 | AEB_CONFIG | 0x00 | | | Reserved | | | EN | VASP2_CAL_ EN | VASP1_CAL_ EN | R/W | |
| 0x0005 | | 0x00 | | | Reserved | Reser | und | _EIN | EIN | EIN | R/W | |
| 0x0006 | | 0x00 | | | | Reser | | | | | R/W | |
| 0x0007 | | 0x00 | | | | KEY[31 | | | | | R/W | |
| 0x0008 | | 0x00 | | | | • | • | | | | R/W | |
| 0x0009 | AEB_CONFIG_KEY | 0x00 | KEY[23:16] KEY[15:8] | | | | | | | | | |
| 0x000A 0x000B | | 0x00 | κετ(15.6) ΚΕΥ[7:0] | | | | | | | | | |
| ОХОООВ | | 0x00 | OVER- | | | I KEI[/ | .0] | | | | R/W | |
| 0x000C | | UXUU | RIDE SW | Not | Used | SW VAN3 | SW VAN2 | SW VAN1 | SW VCLK | SW VCCD | R/W | |
| 0,0000 | | 0x00 OVER- | | NOC | VASP2 PIX | 3VV_VAIV3 | VASP2 ADC | VASP1 ADC | JVV_VCLK | VASP1 RESE | 11/ VV | |
| 0x000D | AEB CONFIG AIT1 | OXOO | RIDE VASP | Not Used | EN EN | VASP1 PIX EN | EN | EN | VASP2 RESET | T | R/W | |
| олосов | ALD_CONTIO_ATT | 0x00 | OVER- | ADC2 EN P | ADC1 EN P | PT1000 CAL O | EN V MUX | ADC2 PWDN | ADC1 PWDN | ADC CLK E | .,, | |
| 0x000E | | OXOO | RIDE ADC | 5V0 | 5V0 | N N | N N | N N | N N | N N | R/W | |
| 0x000F | | 0x00 | | l | | Reser | ved | _ | L | R/W | | |
| 0x0010 | | 0x00 | PATTERN (| CCDID[1:0] | | | PATTERN C | OLS[13:8] | | | R/W | |
| 0x0011 | AEB CONFIG PAT | 0x00 | | | | PATTERN C | | ,, | | | R/W | |
| 0x0012 | TERN | 0x00 | Rese | rved | | | PATTERN R | OWS[13:8] | | | R/W | |
| 0x0013 | | 0x00 | | | | PATTERN R | | | | | R/W | |
| 0x0014 | | 0x00 | | | | VASP CFG A | | | | | R/W | |
| 0x0015 | | 0x00 | | | | VASP1 CFG | | | | | R/W | |
| 0x0016 | VASP_I2C_CONTR | 0x00 | | | | VASP2 CFG | | | | | R/W | |
| | OL | 0x00 | | | | | VASP1 SELE | Calibration | I2C Read | I2C Write | <u> </u> | |
| 0x0017 | | | | Reserved | | VASP2 SELECT | CT | Start | Start | Start | R/W | |
| 0x0018 | | 0x00 | Not ! | Used | Reser | ved (=00) | | DAC VO | DG[11:8] | | R/W | |
| 0x0019 | DAC_CONFIG_1 | 0x00 | | | | DAC_VO | G[7:0] | | | | R/W | |
| 0x001A | _ = = | 0x00 | Not I | Jsed | Reser | ved (=00) | | DAC VI | RD[11:8] | | R/W | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 136/139

PLATO - F-FEE - Phase B2



| 0x001B | | 0x00 | | DAC_VRD[7:0] | | | | | | | |
|---------|----------------|------|----------|-------------------|---------------|------------|--|--|--|--|--|
| 0x001C | | 0x00 | Not Used | Reserved (=00) | DAC_VOD[11:8] | R/W | | | | | |
| 0x001D | DAC CONFIG 2 | 0x00 | | DAC VOD[7:0] | | | | | | | |
| 0x001E | DAC_CONFIG_2 | 0x00 | | R/W | | | | | | | |
| 0x001F | | 0x00 | | R/W | | | | | | | |
| 0x0020 | | 0x00 | | Re | served | R/W | | | | | |
| 0x0021 | | 0x00 | | Re | served | R/W R/W | | | | | |
| 0x0022 | | 0x00 | | Reserved | | | | | | | |
| 0x0023 | | 0x00 | | R/W | | | | | | | |
| 0x0024 | | 0x00 | | R/W | | | | | | | |
| 0x0025 | PWR CONFIG1 | 0x00 | | R/W | | | | | | | |
| 0x0026 | | 0x00 | | R/W | | | | | | | |
| 0x0027 | | 0x00 | | R/W R/W | | | | | | | |
| 0x0028 | | 0x00 | | TIME_VAN3_ON[7:0] | | | | | | | |
| 0x0029 | PWR CONFIG2 | 0x00 | | R/W | | | | | | | |
| 0x002A | | 0x00 | | R/W | | | | | | | |
| 0x002B | | 0x00 | | R/W | | | | | | | |
| 0x002C | | 0x00 | | | N2_OFF[7:0] | R/W | | | | | |
| 0x002D | PWR CONFIG3 | 0x00 | | | N3_OFF[7:0] | R/W | | | | | |
| 0x002E | · www_coluings | 0x00 | | Re | served | R/W R/W | | | | | |
| 0x002F | | 0x00 | | Reserved | | | | | | | |
| 0x0030- | | 0x00 | | | | | | | | | |
| 0x00FF | - | | | No | et Used | R/W | | | | | |

Figure 10-1: AEB Critical Configuration Area

10.2.2 AEB General Configuration Area

These parameters are used along with RMAP unverified write command. Parameters have write and read access.

| | D 11 TH (04 13 | 56 11 1 | Register and Bit Description | | | | | | | | |
|---------------|----------------------------|---------------|------------------------------|--------|-------|-------|-------|-------|--------|--------|----------|
| Address (hex) | Register Title (Mnemonic) | Default value | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W Mode |
| | General Configuration Area | | | | | | | | | | |
| 0x0100 | | 0b01010110 | BYPAS | CLKENB | CHOP | STAT | 0 | 0 | 0 | 0 | R/W |
| 0x0101 | 1 | 0b01110000 | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 | R/W |
| 0x0102 | | 0b00000000 | AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINN0 | R/W |
| 0x0103 | 1 | 0b11001111 | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 | R/W |
| 0x0104 | | 0b00000000 | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 | R/W |
| 0x0105 | ADCA CONFIC | 0b00001111 | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 | R/W |
| 0x0106 | ADC1_CONFIG | 0b00000000 | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET | R/W |
| 0x0107 | | 0b00000000 | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 | R/W |
| 0x0108 | 1 | 0b00000000 | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 | R/W |
| 0x0109 | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x010A | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x010B | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x010C | | 0b01010110 | BYPAS | CLKENB | CHOP | STAT | 0 | 0 | 0 | 0 | R/W |
| 0x010D | | 0b01110000 | IDLMOD | DLY2 | DLY1 | DLY0 | SBCS1 | SBCS0 | DRATE1 | DRATE0 | R/W |
| 0x010E | | 0b00000000 | AINP3 | AINP2 | AINP1 | AINP0 | AINN3 | AINN2 | AINN1 | AINN0 | R/W |
| 0x010F | | 0b11001111 | DIFF7 | DIFF6 | DIFF5 | DIFF4 | DIFF3 | DIFF2 | DIFF1 | DIFF0 | R/W |
| 0x0110 | | 0b00000000 | AIN7 | AIN6 | AIN5 | AIN4 | AIN3 | AIN2 | AIN1 | AIN0 | R/W |
| 0x0111 | ADC2 CONFIG | 0b00001111 | AIN15 | AIN14 | AIN13 | AIN12 | AIN11 | AIN10 | AIN9 | AIN8 | R/W |
| 0x0112 | ADC2_CONFIG | 0b00000000 | 0 | 0 | REF | GAIN | TEMP | VCC | 0 | OFFSET | R/W |
| 0x0113 | | 0b00000000 | CIO7 | CIO6 | CIO5 | CIO4 | CIO3 | CIO2 | CIO1 | CIO0 | R/W |
| 0x0114 | | 0b00000000 | DIO7 | DIO6 | DIO5 | DIO4 | DIO3 | DIO2 | DIO1 | DIO0 | R/W |
| 0x0115 | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x0116 | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x0117 | | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x0118 | | 0b00000000 | | | | Rese | erved | - | | | R/W |
| 0x0119 | | 0b00000000 | | | | Rese | erved | - | | | R/W |
| 0x011A | | 0b00000000 | | | | Rese | erved | | - | - | R/W |
| 0x011B | Pecenyad | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x011C | Reserved | 0b00000000 | | | | Rese | erved | | | | R/W |
| 0x011D | | 0b00000000 | | | | Rese | erved | - | | | R/W |
| 0x011E | | 0b00000000 | | | | Rese | erved | - | | | R/W |
| 0x011F | | 0b00000000 | | | | Rese | erved | | | | R/W |

Table 10-5:AEB General Configuration Area (1/2)

| Address (boy) | Register Title | Default value | | Register and Bit Descrip | otion | | | | | | R/W Mode | |
|----------------------------|----------------|---------------|-------|--------------------------|-------|-------|-------|-------|-------|-------|-----------|--|
| Address (hex) (Mnemonic) | | Default value | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | K/W Wlode | |
| General Configuration Area | | | | | | | | | | | | |
| 0x0120 | SEQ_CONFIG | 0b00000000 | Not l | SEQ_OE[21:16] | | | | | | R/W | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 137/139

PLATO - F-FEE - Phase B2



| I 0:0131 | L akaaaaaaa [| CEO OE(45.0) | R/W | | | | | |
|------------------|--------------------------|---|------------|--|--|--|--|--|
| 0x0121 0x0122 | 0b00000000 0b00000000 | SEQ_OE[15:8] SEQ_OE[7:0] | | | | | | |
| | | | R/W | | | | | |
| 0x0123 0x0124 | 0b00000000 0b00000000 | Not Used ADC_CLK_DIV[6:0] ADC_CLK_LOW_POS[7:0] | R/W R/W | | | | | |
| 0x0125 | 060000000 | ADC_CLK_LOW_POS[7:0] ADC CLK HIGH POS[7:0] | R/W | | | | | |
| 0x0126 | 060000000 | CDS CLK LOW POS[7:0] | | | | | | |
| 0x0127 | 0600000000 | CDS_CLK_LOW_POS[7:0] CDS_CLK_HIGH_POS[7:0] | | | | | | |
| 0x0128 | 0b00000000 | RPHIR CLK LOW POS[7:0] | R/W R/W | | | | | |
| 0x0129 | 0b00000000 | RPHIR CLK HIGH POS[7:0] | | | | | | |
| 0x012A | 0b00000000 | RPHI1 CLK LOW POS | R/W R/W | | | | | |
| 0x012B | 0b00000000 | RPHI1 CLK HIGH POS | R/W | | | | | |
| 0x012C | 0b00000000 | RPHI2_CLK_LOW_POS | R/W | | | | | |
| 0x012D | 0b00000000 | RPHI2_CLK_HIGH_POS | R/W | | | | | |
| 0x012E | 0b00000000 | RPHI3_CLK_LOW_POS | R/W | | | | | |
| 0x012F | 0b00000000 | RPHI3_CLK_HIGH_POS | R/W | | | | | |
| 0x0130 | 0b00000000 | SW_CLK_LOW_POS | R/W | | | | | |
| 0x0131 | 0b00000000 | SW_CLK_HIGH_POS | R/W | | | | | |
| 0x0132 | 0b00000000 | VASP_OUT_CTRL Not Used VASP_OUT_EN_POS[13:8] | R/W | | | | | |
| 0x0133 | 0b00000000 | VASP_OUT_EN_POS[7:0] | R/W | | | | | |
| 0x0134 | 0b00000000 | VASP_OUT_CTRL_INV Not Used VASP_OUT_DIS_POS[13:8] | R/W | | | | | |
| 0x0135 | 0b00000000 | VASP_OUT_DIS_POS[7:0] | R/W | | | | | |
| 0x0136 | 0b00000000 | Reserved | R/W | | | | | |
| 0x0137 | 0b00000000 | Reserved | R/W | | | | | |
| 0x0138 | 0600000000 | Reserved | R/W | | | | | |
| 0x0139 0x013A | 0b00000000 0b00000000 | Reserved Reserved | R/W R/W | | | | | |
| 0x013B | 060000000 | Reserved | R/W | | | | | |
| 0x013C | 060000000 | Reserved | | | | | | |
| 0x013D | 060000000 | Reserved | | | | | | |
| 0x013E | 0600000000 | Reserved | | | | | | |
| 0x013F | 0600000000 | Reserved | | | | | | |
| 0x0140 | 0b00000000 | Not Used FT LOOP CNT[13:8] | | | | | | |
| 0x0141 | 0b00000000 | FT_LOOP_CNT[7:0] | | | | | | |
| 0x0142 | 0b00000000 | LTO ENABLED Not Used LTO LOOP CNT[13:8] | | | | | | |
| 0x0143 | 0b00000000 | LTO_LOOP_CNT[7:0] | R/W | | | | | |
| 0x0144 | 0b00000000 | LT1_ENABLED Not Used LT1_LOOP_CNT[13:8] | R/W | | | | | |
| 0x0145 | 0b00000000 | LT1_LOOP_CNT[7:0] | R/W | | | | | |
| 0x0146 | 0b00000000 | LT2_ENABLED Not Used LT2_LOOP_CNT[13:8] | R/W | | | | | |
| 0x0147 | 0b00000000 | LT2_LOOP_CNT[7:0] | R/W | | | | | |
| 0x0148 | 0b00000000 | LT3_ENABLED Not Used LT3_LOOP_CNT[13:8] | R/W | | | | | |
| 0x0149 | 0b00000000 | LT3_LOOP_CNT[7:0] | R/W | | | | | |
| 0x014A | 0b00000000 | PIX_LOOP_CNT[31:24] | R/W | | | | | |
| 0x014B | 0b00000000 | PIX_LOOP_CNT[23:16] | R/W | | | | | |
| 0x014C | 0b00000000 | PIX_LOOP_CNT[15:8] | R/W | | | | | |
| 0x014D | 0b00000000 | PIX_LOOP_CNT[7:0] | R/W | | | | | |
| 0x014E 0x014F | 0b00000000 0b00000000 | PC_ENABLED Not Used PC_LOOP_CNT[13:8] PC_LOOP_CNT[7:0] PC_LOOP_CNT[7:0] | R/W R/W | | | | | |
| 0x014F | 060000000 | Not Used INT1 LOOP CNT[13:8] | R/W | | | | | |
| 0x0151 | 060000000 | INT1 LOOP CNT[7:0] | R/W | | | | | |
| 0x0151 | 060000000 | Not Used INT2_LOOP_CNT[13:8] | R/W | | | | | |
| 0x0153 | 0b00000000 | INT2 LOOP CNT[7:0] | R/W | | | | | |
| 0x0154 | 0b00000000 | Reserved SPHI_INV | R/W | | | | | |
| 0x0155 | 0b00000000 | Reserved RPHI_INV | R/W | | | | | |
| 0x0156 | 0ь00000000 | Reserved | R/W | | | | | |
| 0x0157 | 0b00000000 | Reserved | R/W | | | | | |
| 0x0158 | 0b00000000 | Reserved | R/W | | | | | |
| 0x0159 | 0b00000000 | Reserved | R/W | | | | | |
| 0x015A | 0b00000000 | Reserved | R/W | | | | | |
| 0x015B | 0b00000000 | Reserved | R/W | | | | | |
| 0x015C | 0b00000000 | Reserved | R/W | | | | | |
| 0x015D | 0b00000000 | Reserved | R/W | | | | | |
| 0x015E | 0b00000000 | Reserved | R/W | | | | | |
| 0x015F | 0b00000000 | Reserved | R/W | | | | | |
| 0x015E | 0b00000000 | Reserved | R/W | | | | | |
| 0x015F | 0b00000000 | Reserved | R/W | | | | | |
| 0x0160 - | 0600000000 | Reserved | R/W | | | | | |
| 0x0FFF | 0500000000 | NESC! VEU | 11/ 44 | | | | | |
| | | | | | | | | |

Figure 10-2: AEB General Configuration Area (2/2)

10.2.3 AEB Housekeeping Area

These parameters are used along with RMAP read command. Parameters have read access only.

| Address | Register Title | Dofoult value | Register and Bit Description | | | | | | | | |
|-------------------|----------------|---------------|------------------------------|-------|-------|-------|-------|-------|-------|-------|------|
| (hex] | (Mnemonic) | Default value | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Mode |
| Housekeeping Area | | | | | | | | | | | |

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 138/139

PLATO - F-FEE - Phase B2



| 0x1000 | | _ | | | Reserved | | | | AEB STATE | | R | | |
|-------------------|---------------|------------|---------------|----------------------|----------|------------|------------------------------|----------------|----------------|----------------|---|--|--|
| 0x1001 | | - | VASP2_CFG_RUN | VASP1_CFG_RUN | Reserved | Reserved | DAC_CFG_WR_RUN | ADC_CFG_RD_RUN | ADC_CFG_WR_RUN | ADC_DAT_RD_RUN | R | | |
| 0x1002 | | _ | ADC_ERROR | ADC2_LU | ADC1_LU | ADC_DAT_RD | ADC_CFG_RD | ADC_CFG_WR | ADC2_BUSY | ADC1_BUSY | R | | |
| 0x1003 | | 0b00000000 | | Reserved | | | | | | | | | |
| 0x1004 | AEB_STATUS | 0b00000000 | | Reserved | | | | | | | | | |
| 0x1005 | | 0b00000000 | | Reserved | | | | | | | | | |
| 0x1006 | 1 | - | | Frame Counter [15:8] | | | | | | | | | |
| 0x1007 | | - | | | | | Frame Counter [7 | • | | | R | | |
| 0x1008 | | - | | Timestamp[63:56] | | | | | | | | | |
| 0x1009 | | - | | | | | | | | | | | |
| 0x100A | | - | | Timestamp[47:40] | | | | | | | | | |
| 0x100B | | - | | | | | Timestamp[39:32 |] | | | R | | |
| 0x100C | TIMESTAMP | - | | | | | Timestamp[31:24 | .] | | | R | | |
| 0x100D | | - | | | | | Timestamp[23:16 |] | | | R | | |
| 0x100E | | - | | | | | Timestamp[15:8] | | | | R | | |
| 0x100F | | - | | | | | Timestamp[7:0] | | | | R | | |
| 0x1010- | ADC_RD_DAT | | | | | | | | | | | | |
| 0x105B | Α | - | | | | size | = 4*19 Byte = 76 | Byte | | | R | | |
| 0x105C- | | | | | | | | | | | | | |
| 0x107F | - | | | | | | Not Used | | | | R | | |
| 0x1080- | ADC1_RD_CO | | | | | | | | | | | | |
| 0x108F | NFIG | - | | size = 16 Byte | | | | | | | | | |
| 0x1090- | ADC2_RD_CO | | | | | | | | | | | | |
| 0x109F | NFIG | - | | | | | size = 16 Byte | | | | R | | |
| 0x10A0 | | - | | | | | SP1_READ_DATA | | | | R | | |
| 0x10A1 | VASP_RD_CO | - | | | | VA | SP2_READ_DATA[| 7:0] | | | R | | |
| 0x10A2 | NFIG | - | | | | | Not Used | | | | R | | |
| 0x10A3 | | - | | | | | Not Used | | | | R | | |
| 0x10B4- 0x11EF | _ | 0b00000000 | | | | | Niek I Ieee d | | | | R | | |
| 0x11EF 0x11F0 | - | - | | | | | Not Used FPGA VER[15:8] | | | | R | | |
| 0x11F0 0x11F1 | | - | | | | | FPGA_VER[15:8] | | | | R | | |
| 0x11F1 0x11F2 | | - | - | | | | FPGA_VER[7:0] FPGA DATE[15:8 | 1 | | | R | | |
| 0x11F2 0x11F3 | | - | | | | | FPGA_DATE[15:8 | | | | R | | |
| 0x11F3 | | | | | | | FPGA_DATE[7:0] | | | | R | | |
| 0x11F4 0x11F5 | | - | | | | | FPGA_TIME[13.8 | | | | R | | |
| 0x11F6 | | - | | | | | FPGA_TNVE[7:0] | | | | R | | |
| 0x11F0 | | - | | | | | FPGA_3VN[13:8] | | | | R | | |
| 0x11F8 | Revision / ID | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11F9 | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FA | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FB | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FC | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FD | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FE | | 0b00000000 | | | | | Not Used | | | | R | | |
| 0x11FF | | 0b00000000 | | | | | | | | | R | | |
| 0x11FF | | 0b00000000 | | | | | Not Used | | | | R | | |

Table 10-6 AEB Housekeeping Area

- END OF DOCUMENT -

Title: **F-FEE - Command / Data Interface Control Document**Issue / Revision: 1/2

Identifier: PLATO-DLR-PL-ICD-0007
Page: 139/139