

Title **PLATO F-FEE to F-DPU
Interface Requirement
Document (IRD)**

Subtitle Issue for Unit PDRs




Ref. **PLATO-DLR-PL-ICD-0011**



Issue **1.4**


Date 2020/05/14

CI Number 16000000

Model(s) BB, EM, EQM, QM, PFM, FM


---	Name	Date	Signature
Prepared:	Karsten Westerdorff, DLR		 Digital unterschrieben von Karsten Westerdorff Datum: 2020.05.14 22:38:39 +02'00'
Checked:	Class Ziemke, DLR		 Reason: I have reviewed this document Date: 2020-05-15 10:33:06 Foxit PhantomPDF Version: 9.0.1
---	Bernd Ulmer, DLR/IBU		 DN: C=DE, OU=IBU, O=Ing-Büro Ulmer, CN=Ulmer, E=bernd.ulmer@ib-ulmer.de Reason: I have reviewed this document Location: Date: 2020-05-15 10:06:10

Approved:	Joseph Huesler, ESA		
Authorized:	Gisbert Peter, DLR		 Digital signiert von gisbert.peter@dlr.de Datum: 16-05-2020 20:40:19



CHANGE HISTORY

Issue	Change	Approved	Date
0.1	Initial release	K. Westerdorf	2017/04/05
0.2	Changed or added FEE-DPU-IF-531,-532, -533, -914, -927, -539, -912, -913, -543, -925, -926, -548, -923, -924, -937, -900, -551, -921, -919, -920, -556, -558, -559, -562, -563, -565, -566, -567, -934, -587, -589, -828, -830, -840, -844, -936, -863, -935, -594, -871, -873, -874, -875, -878, -881, -888, -891, -896, -897	K. Westerdorf	2017/10/23
0.3	Changed FEE-DPU-IF-541, 544, 925, 926, 923, 924, 551, 919, 920, 554, 556, 558, 561, 562, 563, 565, 927, 543, 546, 925, 923, 900, 905, 920, 561, 570, 573, 574, 575, 578, 579, 580, 581, 582, 583, 584, 585, 586, 588, 589, 591, 592, 826, 827, 828, 832, 833, 834, 835, 836, 837, 838, 839, 840, 842, 844, 845, 936, 846, 847, 848, 849, 850, 852, 853, 855, 856, 858, 859, 860, 861, 862, 863, 864, 865, 873, 874, 878, 879, 881, 896, 897, 895 Deleted FEE-DPU-IF-587, 590, 829, 830, 868, 841, 907, 843, 854, 935 Added FEE-DPU-IF-964, 953, 954, 941, 943, 949, 966, 967	K. Westerdorf	2018/05/30
1.0	Changed, added or deleted FEE-DPU-IF-529, 530, 531, 532, 533, 914, 539, 543, 544, 970, 545, 972, 546, 925, 547, 926, 548, 923, 969, 905, 968, 924, 974, 967	K. Westerdorf	2018/09/25
1.1	Rename of Doc-ID from IC-0002 to ICD-0002 as outcome of the PL-PDR (action item 38010)	G. Peter	2018/11/21
1.2	added verification methods	K. Westerdorf	2018/12/14
1.3	Separate IRD for F-FEE to F-DPU interface, new mode-definition	K. Westerdorf	2019/05/22
1.4	Changed, added or deleted FEE-DPU-IF-1005, 1007, 546, 989, 924, 871, 874, 897, 980	K. Westerdorf	2020/05/04



EXPORTED MODULES FROM IBM DOORS

Module			Module ID	
/PLATO/Payload/Software/F-FEE-DPU IRD			0000037c	
Exported Version	Current Version, Last change: 12.05.2020 doors://RMC-075001WTS.intra.dlr.de:36677/?version=2&prodID=0&urn=urn:telelogic::1-53ede90401644d27-M-0000037c			
Exported View	Export View			
Pages in this document	5 - 42			
Changes	Baseline	Created On	Created by	Description
	1.3	22.05.2019	west_ka	First issue of the separate IRD for the F-FEE to F-DPU interface.
	1.4	14.05.2020	west_ka	issue after unit-PDR





TABLE OF CONTENTS

1	PRESENTATION OF THE DOCUMENT	5
1.1	Purpose of the Document	5
1.2	Application	5
1.3	Responsibility	5
2	REFERENCES	6
2.1	Applicable Documents	6
2.2	Applicable ECSS Standards	6
2.3	Reference Documents	6
2.4	Glossary & Acronyms	6
3	MISSION AND BACKGROUND	9
3.1	The PLATO Mission	9
3.2	Instrument Architecture	9
3.3	Data Processing System (DPS) Architecture	10
4	Spacewire Interface	13
5	F-FEE-Modes	15
6	Windowing	21
7	Configuration Interface	25
8	Data Interface	36
9	Pattern Generation	41
10	APPENDIX	42



1 PRESENTATION OF THE DOCUMENT

1.1 Purpose of the Document

This document describes the requirements for the interface between the F-FEE and the F-DPU.

Because the F-FEE must support a subset of RMAP only, this document tailors the according standard. Interface-relevant details of the F-FEE- and F-DPU-implementation will be specified as well. Finally the FDIR measures will be covered by this document.


1.2 Application

This document shall be used as an applicable document for the PLATO sub-units F-FEE and F-DPU development.

With reference to the upper level requirements, this ICD specifies all network layers of the corresponding sub-units.

1.3 Responsibility

This document is prepared and written by DLR. DLR will update the document with the input of all parties of the concerning sub-systems.



2 REFERENCES

2.1 Applicable Documents

	Title	Reference
AD01		
AD02		
AD03		
AD04		
AD05		

2.2 Applicable ECSS Standards

	Title	Reference
AD20	SpaceWire - Links, nodes, routers and networks	ECSS-E-ST-50-12C (31/07/2008)
AD21	SpaceWire protocol identification	ECSS-E-ST-50-51C (5 February 2010)
AD22	SpaceWire - Remote memory access protocol	ECSS-E-ST-50-52C (5 February 2010)


Remark: At next issue, ECSS-E-ST-50-12C might be renumbered to: ECSS-E-ST-50-50E

2.3 Reference Documents

	Title	Reference
RD01	PLATO FEE Windowing - Technical Note	PLATO-DLR-PL-TN-018, Issue 1.3 (11/2016)
RD02	PLATO SIMICam Patter Requirements	PLATO-LESIA-PL-TN-023, Issue 1.1 (03/2017)
RD03	PLATO CCD Definition	PLATO-MSSL-PL-TN-008

2.4 Glossary & Acronyms


AIT	Assembly, Integration and Test
AIV	Assembly, Integration and Verification
AOCS	Attitude and Orbit Control System
ASW	Application SoftWare
BSW	Boot SoftWare
CCD	Charge Coupled Device
CIDL	Configuration Item Data Lists
CNES	Centre National d'Études Spatiales
DLR	German Aerospace Center
DMA	Direct Memory Access
DPS	Data Processing System
DPU	Data Processing Unit
DSU	Debug Support Unit
EEPROM	Electrically Erasable Programmable Read-Only Memory
EGSE	Electrical Ground Support Equipment
EM	Engineering Model
ESA	European Space Agency



REFERENCES

Ref.: **PLATO-DLR-PL-ICD-0011**
 Issue: **1.4**
 Date: **2020/05/14**
 Page: **7 / 42**


ESTEC	European Space Research & Technology Centre
F-DPU	Fast camera DPU
FEE	Front End Electronics
FEU	Fast Electronics Unit
FGS	Fine Guidance System
FM	Flight Model
FoV	Field of View
FPA	Focal Plane Assembly
Gb	Gigabit
GS	Ground Station
GSE	Ground Support Equipment
HK	Housekeeping data
HKTM	Housekeeping telemetry
HW	Hardware
I/F	Interface
ICU	Instrument Control Unit
kbps	Kilobit per second
Mb	Megabit
Mbps	Megabit per second
Mpx	Mega-pixel
MEU	Main Electronics Unit
MGSE	Mechanical Ground Support Equipment
MOC	Mission Operation Centre
N-DPU	Normal camera DPU
OB	Optical bench
OBCP	On-Board Control Procedure
OGSE	Optical Ground Support Equipment
P/L	Payload
PDAAS	Plato Data Acquisition and Analysis System
PDC	PLATO ground Data Centre
PFM	Proto Flight Models
PI	Principal Investigator
PICD	Payload Interface Control Document (Part B)
PLATO	PLANetary Transits and Oscillations
PLM	Payload Module
PLTM	Payload Telemetry
PPLC	PLATO Payload Consortium
ppm	part per million
Px	Pixel
QM	Qualification Model
RMAP	Remote Memory Access Protocol
SOC	Science Operation Centre
SpW	SpaceWire
STM	Structural Thermal Model
SVM	Service Module
SW	Software
SWT	Science Working Team
TBC	To Be Confirmed
TBD	To Be Determined/Defined
TC	Telecommand
TM	Telemetry
CCSDS	Consultative Committee for Space Data Systems
PUS	Packet Utilization Standard
ECSS	European Cooperation for Space Standardization



REFERENCES

Ref.: PLATO-DLR-PL-ICD-0011
Issue: 1.4
Date: 2020/05/14
Page: 8 / 42

APID	Application Identifier
PID	Process Identifier
PCAT	Packet Category
SICD	Software Interface Control Document



3 MISSION AND BACKGROUND

3.1 The PLATO Mission

PLATO is an M-class mission candidate of the European Space Agency's Science programme Cosmic Vision 2015-2025 foreseen to be launched by 2026. "PLANetary Transits and Oscillations of stars" aims to characterise exoplanetary systems by detecting planetary transits and conducting asteroseismology of their parent stars.

PLATO is the next generation planetary transit experiment; its objective is to characterize exoplanets and their host stars in the solar neighbourhood. While it builds on the heritage from CoRoT and Kepler, the major breakthrough to be achieved by PLATO will come from its strong focus on bright targets, typically with $m_V \leq 11$. The PLATO targets will also include a large number of very bright and nearby stars, with $m_V \leq 8$.

The prime science goals of PLATO are:

- * the detection and characterization of exoplanetary systems of all kinds, including both the planets and their host stars, reaching down to small, terrestrial planets in the habitable zone;
- * the identification of suitable targets for future, more detailed characterization, including a spectroscopic search for biomarkers in nearby habitable exoplanets;
- * a full characterisation of the planet host stars, via asteroseismic analysis: this will provide us with the masses, radii and ages of the host stars, from which masses, radii and ages of the detected planets will be determined.

These ambitious goals will be reached by ultra-high precision, long (few years), uninterrupted photometric monitoring in the visible of very large samples of bright stars, which can only be done from space. The resulting high quality light curves will be used on the one hand to detect planetary transits, as well as to measure their characteristics, and on the other hand to provide a seismic analysis of the host stars of the detected planets, from which precise measurements of their radii, masses, and ages will be derived. For the brightest targets, planets are also expected to be detectable through the modulation of stellar light reflected on the planet surface, and/or through the astrometric wobble induced on the star by the planet orbital motion.

The PLATO space-based data will be complemented by ground-based follow-up observations, in particular very precise radial velocity monitoring, which will be used to confirm the planetary nature of the detected events and to measure the planet masses.


The full set of parameters of the systems with detected exoplanets will thus be measured, including all characteristics of the host stars and their orbits, radii, masses, and ages of the planets. Measurements of the radii and masses will be used to derive the planet mean densities and therefore will give insight on their internal structure and composition. The orbital parameters, together with the precise knowledge of all characteristics of the host star, will enable us to estimate the temperature and radiation environment of the planets. Finally, the knowledge of the age of the exoplanetary systems will allow us to put them in an evolutionary perspective.

See **[RD1]** for further details on the PLATO mission.

3.2 Instrument Architecture

The instrumental concept proposed by the PLATO Payload Consortium is based on a multi-camera approach, involving a set of several normal instruments monitoring stars fainter than $m_V=8$, plus a low number of fast instruments observing extremely bright stars with magnitudes brighter than $m_V=8$.

The telescope is based on a fully dioptric design, working in an extended visible light range. It has been designed to be able to observe a very large field, with respect to a sufficient pupil diameter.



The 24 normal cameras are arranged in four sub-groups of 6 cameras. All 6 cameras of each sub-group have exactly the same Field of View (FOV), and the lines of sight of the four sub-groups are offset by $\pm 9.2^\circ$ of their FOV of about 38° . This particular configuration allows surveying a very large field at each pointing, with various parts of the field monitored by 24, 12 or 6 normal cameras.

This strategy optimizes both the number of targets observed at a given noise level and their brightness. It is assumed that the satellite will be rotated around the mean line of sight by 90° every 3 months, resulting in a continuous survey of exactly the same region of the sky.

Each camera is equipped with its own CCD focal plane array, comprised of 4 CCDs. The CCDs work in full frame mode for the normal cameras, and in frame transfer mode for the fast cameras.

Each FPA is associated to a Front End Electronics (FEE). The camera (after Instruments tests) is delivered for PLM AIT as one unit. The camera is delivered with FEE and FPA connected together by their flexi-cables. For safety reasons, these links shall never be disconnected after the delivery of the camera to PLM.

There are several units, the AEU, which provide secondary voltages for the FEEs. 2 N-AEU boxes provides voltages for the normal FEEs/cameras, one N-AEU for one batch of 12 normal cameras. One F-AEU provides the voltages for the two fast FEEs/cameras. Additionally the F-AEU contains a synchronization module which provides hardware synchronization signals to the FEEs (synchronizing the CCD read-out), power supplies (synchronizing the DC/DC converters) in the AEU and to the SVM (synchronizing the thermal temperature control of the TOUs).

3.3 Data Processing System (DPS) Architecture

The PLATO payload data processing system is made up of the DPUs and the ICU, with data routed through a SpaceWire network. The ICUs are connected to the SVM through SpaceWire links.

There are 12 normal DPUs. Each N-DPU is responsible for processing the data of 2 normal cameras. The processing cadence for N-DPUs is 25 sec.


There are 2 fast DPUs gathered in one electronic box named FEU (Fast Electronic Unit). Each F-DPU is responsible for processing the data of one fast camera. The processing cadence for F-DPUs is 2.5 sec.

The F-DPUs have a supplementary function: they are responsible for providing angle error data as Fine Guidance System (FGS) measurements directly to the SVM AOCS.

There are 2 ICU channels which work in cold redundancy. The ICU is responsible for the management of the payload, the communication with the Service Module (SVM), the compression of scientific data before transmitting them as telemetry to the SVM.

The following figure gives an overview of the PLATO data processing system architecture and of the data flow rates. It focuses on the sharing of the main functions and the data flows. It is a simplified view of the hardware architecture.


Figure 3.1: PLATO on-board data flow



Due to fault tolerance reasons and in order to optimize the resources (mass, volume, harness), the physical implementation of the architecture described above foresees to split the 12 N-DPUs in 2 groups of 6 N-DPUs. Each group of 6 N-DPUs is gathered in a box called Main Electronic Unit (MEU).

In the same way, the two cold redundant ICU channels are gathered in a same box.


The figure below shows the Payload architecture:




MISSION AND BACKGROUND

Ref.: PLATO-DLR-PL-ICD-0011
Issue: 1.4
Date: 2020/05/14
Page: 12 / 42

Figure 3.2: PLATO Payload Electrical Architecture





4 Spacewire Interface

Between FEE and DPU Spacewire is the only electrical interface. RMAP and a PLATO specific data-protocol will be used at the higher layers of the Spacewire-network.

The physical-layer, character-layer, exchange-layer, packet-layer and the network-layer of the Spacewire interface are defined in the URDs.

FFEE-DPU-IF-927	Title:	Spacewire Error Register
	Justif.:	AD20 chapter 5.5.7
	Verif.:	Review-of-Design
	The F-FEE shall provide a Spacewire error register to store the reason of a Spacewire disconnect. The reason for a disconnect could be disconnect by DPU, parity error, escape error, character sequence error and credit-error.	

FFEE-DPU-IF-534	Title:	DPU Spacewire-Address
	Verif.:	Review-of-Design
	All Spacewire packets sent by the F-FEE and targeting the DPU shall have the logical address 0x50.	

Note: This address is only valid inside the FEE-DPU network, but will not be visible in other Spacewire-networks in the payload-system.

FFEE-DPU-IF-536	Title:	FEE Spacewire-Address
	Verif.:	Review-of-Design
	All Spacewire packets sent by the F-DPU and targeting the F-FEE shall have the logical address 0x51.	

Note: This address is only valid inside the FEE-DPU network, but will not be visible in other Spacewire-networks in the payload-system. Therefore, the F-FEE cannot be directly addressed from the platform or the ICU.

FFEE-DPU-IF-538	Title:	Spacewire Routing
	Verif.:	Review-of-Design
	The Spacewire-connection between F-FEE and F-DPU shall be direct, without any router. Logical address routing is used for the F-FEE to F-DPU interface.	


FFEE-DPU-IF-539	Title:	Spacewire Timecode Generation
	Verif.:	Test
	In all modes, the F-FEE shall generate a time-code on reception of the synchronization signal from the AEU or from internal logic of the F-FEE.	

Note: The time-code value shall be compliant to [AD22]. The lower 6-bit of the time-code shall be incremented on every synchronization-signal. The control-flags (bit 7 and 8) shall be set to 0.

Note: The time-code will signal the beginning of the read-out phase.

Note: The synchronization signal is generated by the F-AEU and will be provided as long as the FEE is powered.


FFEE-DPU-IF-541	Title:	Timecode Link
	Verif.:	Review-of-Design
	The Spacewire time-code of the F-FEE shall be send only over one Spacewire-link. The Spacewire-link shall be selectable in the F-FEE-configuration.	



FFEE-DPU-IF-913	Title:	Timecode Accuracy
	Verif.:	Test
	A spacewire time-code shall be provided on reception of the external or the internal 2.5 second sync-pulse. For the external sync-pulse, the time-code shall be sent within 1 microsecond after arrival of the synchronization signal.	

FFEE-DPU-IF-1005	Title:	RMAP Links
	Verif.:	Test
	The F-FEE shall be capable of receiving RMAP requests on two Spacewire links after power-on. After the active command-link was selected by the F-DPU (e.g. by sending the first RMAP request on the selected link), the F-FEE is allowed to disable the second command-link for RMAP requests. A power-cycle shall delete the command-link selection.	

FFEE-DPU-IF-1007	Title:	Data Links for Full Images
	Verif.:	Test
	The F-FEE shall transfer full-images over two Spacewire-links. Each link shall transfer data of one CCD-half.	



5 F-FEE-Modes

The F-FEE control interface is based on modes. These modes narrow the flexibility, but keep the commanding by the F-DPU in a well-defined way. This will simplify the commanding of the FEEs and will protect the CCD and electronics. Nevertheless, the mode-approach leaves some room for flexible operation inside the modes. For instance: If a complex power-on sequence is used, the enable commands and the checks can be done step-by-step by the DPU before requesting the change into the stand-by mode.

The F-FEE comprises one digital electronics board (DEB) and four analog electronics boards (AEB). One AEB is dedicated to one CCD. Because DEB and AEBs have their own control logic, DEB and AEB shall support different modes and the state of each board is independent.

For operating the F-FEE the standard sequence is:

1. The DPU checks if the DEB and AEBs are in the expected mode.
2. The DPU checks the status und sets/changes the DEB/AEB configuration.
3. The DPU requests a mode-change.
4. The DPU checks if the mode-change was successful.

FFEE-DPU-IF-974	Title:	RMAP Mode Change Request
	Verif.:	Test, Review-of-Design
	DEB and AEBs shall accept mode-change command as a single RMAP write-request all time.	

Note: A mode-change can be done by AEB or DEB autonomously as FDIR measure.

FFEE-DPU-IF-543	Title:	DEB Modes
	Verif.:	Review-of-Design
	The F-FEE DEB shall support the modes and transitions pictured in diagram below. These modes are: <ul style="list-style-type: none"> - DEB OFF - DEB ON - DEB WINDOWING PATTERN - DEB FULL-IMAGE PATTERN - DEB STANDBY - DEB WINDOWING - DEB FULL-IMAGE 	





Figure 5.1: DEB mode-diagram




	Title: DEB Default Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-544	After power-on the DEB shall enter the ON mode before the activation of the Spacewire interfaces.

	Title: DEB ON Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-970	In ON mode the DEB shall be able to power AEBs and CCDs by a RMAP-command. By default (i.e. after power-up) AEBs and CCDs shall be switched off.

	Title: DEB STANDBY Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-545	In the DEB STANDBY mode AEBs and CCDs shall be powered, but no image-data shall be delivered to the F-DPU.

Note: The configuration of the DEB should be done in ON and STANDBY mode. Most of the configuration-settings might be locked outside these modes.

	Title: DEB STANDBY Configuration
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-991	The F-DPU shall command the following configuration in the F-FEE, before changing from DEB-ON mode to DEB-STANDBY mode: <ul style="list-style-type: none">- Set AEBs to AEB CONFIG mode- Select synchronisation source- Enable AEB power



	Title: Mode Entering
FFEE-DPU-IF-972	Deleted
	Title: DEB FULL-IMAGE Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-546	In FULL-IMAGE mode the DEB shall transmitt a full frame (both CCD sides) of the selected CCD to the F-DPU.

Note: Because the bandwidth to the F-DPU is limited, the image data from all CCDs cannot be transmitted at once. The transmission of one CCD image will utilize at least two links.

	Title: DEB FULL-IMAGE Configuration
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-992	The F-DPU shall command the following configuration in the F-FEE, before changing from DEB-STANDBY mode to DEB-FULL-IMAGE mode: - Set AEBs to AEB IMAGE mode - AEB input enable - CCD selection - Trigger mode (continous / single)

	Title: DEB FULL-IMAGE PATTERN Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-925	In FULL-IMAGE PATTERN mode the DEB shall send pattern for one CCD according to FFEE-DPU-IF-897. The interface-behavior in FULL-IMAGE PATTERN mode shall be identical to the FULL-IMAGE mode.


	Title: DEB FULL-IMAGE-PATTERN Configuration
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-993	The F-DPU shall command the following configuration in the F-FEE, before changing from DEB-ON mode to DEB-FULL-IMAGE-PATTERN mode: - CCD selection - Trigger mode (continous / single)

	Title: Full Image Transfer Configuration
FFEE-DPU-IF-989	The full-image transfer in FULL-IMAGE and in FULL-IMAGE PATTERN mode shall be configurable in two ways: - Continuous transfer: On each 2.5 second sync impulse a full-image of the selected CCD is transferred - Single transfer: The number full-frame transmission shall be commanded by a F-DPU RMAP request. The CCD number shall be selectable for each transfer.

Note: In single-transfer configuration, the F-FEE only need to accept the request for the next image-cycle. When multiple transfer-requests arrive from the F-DPU in the same image-cycle, only the first needs to be processed by the F-FEE. The remaining requests can be discarded.

	Title: DEB WINDOWING Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-547	In WINDOWING mode the DEB shall transmitt image data from all CCDs for the configured windows to the F-DPU.

	Title: DEB WINDOWING Configuration
	Verif.: Test, Review-of-Design



FFEE-DPU-IF-994	<p>The F-DPU shall command the following configuration in the F-FEE, before changing from DEB-STANDBY mode to DEB-WINDOWING mode:</p> <ul style="list-style-type: none"> - Set AEBs to AEB IMAGE mode - AEB input enable - Window configuration - Window size
-----------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

	<p>Title: DEB WINDOWING-PATTERN Mode</p> <p>Verif.: Test, Review-of-Design</p>
FFEE-DPU-IF-926	<p>In WINDOWING PATTERN mode the DEB shall send pattern for the configured windows according to FFEE-DPU-IF-897. The interface-behavior in WINDOWING PATTERN mode shall be identical to the WINDOWING mode.</p>

	<p>Title: DEB WINDOWING-PATTERN Configuration</p> <p>Verif.: Test, Review-of-Design</p>
FFEE-DPU-IF-995	<p>The F-DPU shall command the following configuration in the F-FEE, before changing from DEB-ON mode to DEB-WINDOWING-PATTERN mode:</p> <ul style="list-style-type: none"> - Window configuration - Window size


	<p>Title: Partial-Readout-Mode</p>
FFEE-DPU-IF-548	<p>Deleted</p>

	<p>Title: DEB Mode Change Synchronization</p> <p>Verif.: Test, Review-of-Design</p>
FFEE-DPU-IF-923	<p>The DEB shall make the following modes transitions synchronous to the next 2.5 second sync-signal:</p> <ul style="list-style-type: none"> - Between ON and WINDOWING PATTERN - Between ON and FULL-IMAGE PATTERN - Between STANDBY and WINDOWING - Between STANDBY and FULL-IMAGE <p>The synchronous mode change shall be done even if the sync-signal is generated inside the F-FEE.</p>

	<p>Title: Immediate Return to ON-Mode</p> <p>Justif.: For a fast, but graceful shut-down of the F-FEE, a asynchronous mode-change command is needed.</p> <p>Verif.: Test, Review-of-Design</p>
FFEE-DPU-IF-924	<p>The DEB shall be able to return to ON mode and power down AEBs and CCDs immediately, i.e. asynchronous to the 2.5 sec sync signal. This could be achieved by a specific command or command-sequence.</p>


	<p>Title: DEB Mode Status in HK</p> <p>Verif.: Test, Review-of-Design</p>
FFEE-DPU-IF-969	<p>The current DEB-mode shall be shown in a HK-register, in the HK packet and in the header of the image data packet.</p>

	<p>Title: AEB modes</p> <p>Verif.: Review-of-Design</p>
--	----------------------------------------------------------------




FFEE-DPU-IF-980	Each F-FEE AEB shall support the modes and transitions pictured in diagram below. These modes are: <ul style="list-style-type: none">- AEB OFF- AEB INIT- AEB CONFIG- AEB PATTERN- AEB IMAGE
-----------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Figure 5.2: AEB mode diagram



	Title: AEB Default Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-984	After power-on the AEB shall enter the INIT mode automatically.
	Title: AEB INIT Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-985	In INIT mode the DEB shall be able to power CCD and VASP by command. By default (i.e. after power-up) CCD and VASP shall be switched off.
	Title: AEB CONFIG Mode
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-986	In CONFIG mode the CCD and VASP shall be powered. It shall be possible to configure all parameters for PATTERN and IMAGE mode in CONFIG mode.
	Title: AEB CONFIG Configuration
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-996	Deleted - No configuration needed before entering CONFIG mode.
	Title: AEB IMAGE Mode
	Verif.: Test, Review-of-Design



FFEE-DPU-IF-988 In IMAGE mode the AEB shall read-out the CCD and send the data to the DEB.


FFEE-DPU-IF-997	Title:	AEB IMAGE Configuration
	Verif.:	Test, Review-of-Design
FFEE-DPU-IF-997	The F-DPU shall command the following configuration in the F-FEE, before changing from AEB-CONFIG mode to AEB-IMAGE mode:	
	<ul style="list-style-type: none"> - CCD timing - Number of parallel overscan lines - Number of serial overscan pixels 	

FFEE-DPU-IF-987	Title:	AEB PATTERN Mode
	Verif.:	Test, Review-of-Design
FFEE-DPU-IF-987	In PATTERN mode the AEB shall send pattern to the DEB instead of CCD data according to [RD02] in the same timing as in the CCD read-out.	

FFEE-DPU-IF-998	Title:	AEB PATTERN Configuration
	Verif.:	Test, Review-of-Design
FFEE-DPU-IF-998	The F-DPU shall command the following configuration in the F-FEE, before changing from AEB-CONFIG mode to AEB-PATTERN mode:	
	<ul style="list-style-type: none"> - Width of the image - Height of the image - CCD ID 	

FFEE-DPU-IF-983	Title:	AEB Mode Change Synchronization
	Verif.:	Test, Review-of-Design
FFEE-DPU-IF-983	The AEB shall make the following modes transitions synchronous to the next 2.5 second sync-signal:	
	<ul style="list-style-type: none"> - between CONFIG and PATTERN - between CONFIG and IMAGE <p>The synchronous mode change shall be done even if the sync-signal is generated in the F-FEE.</p>	


FFEE-DPU-IF-982	Title:	AEB Mode Status in HK
	Verif.:	Test, Review-of-Design
FFEE-DPU-IF-982	The current AEB-mode shall be shown in a HK-register and in the HK packet.	



6 Windowing


FFEE-DPU-IF-900	Title:	Coordinate System and Orientation
	Verif.:	Review-of-Design
	The coordinate system for the windowing is derived from the CCD read-out scheme. Right and left side of the CCD have separate coordinate-systems. The origin of both coordinate-systems is the first pixel read from the CCD.	

Figure 6.1: Coordinate-system of the F-camera and the orientation of the windows




FFEE-DPU-IF-551	Title:	Window-Parameters
	Verif.:	Review-of-Design
	A window shall be defined by the following three parameters: <ul style="list-style-type: none">- Y-coordinate == CCD row- X-coordinate == CCD column (bits 12:0)- CCD-side (bit 13: 0 = left, 1 = right) Each parameter is 16-bit width, containing a 2-bit identifier and a 14-bit value.	

Figure 6.2: Structure of the window parameters



Title:	Window Lists
--------	---------------------



	Verif.: Review-of-Design
FFEE-DPU-IF-553	A window shall be defined for a specific CCD. So, there shall be four separate lists with window-definitions.

	Title: Window List Length
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-906	The F-FEE shall store up to 700 window-coordinates, summarized over the four window-lists.

	Title: Windows per CCD
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-921	The F-FEE shall be able to process 512 windows per CCD.

	Title: Maximum Windows per Column
	Justif.: Worst-case estimation for having a quarter of the windows in one line.
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-920	The F-FEE shall be able to handle up to 128 windows per column.

	Title: Window-List Pointer Registers
	Verif.: Review-of-Design
FFEE-DPU-IF-554	For each window-list the FEE shall contain two registers, which hold the address-pointer and the length of the list. The length shall be given in number of parameter-words (16-bit words). Pointer- and length-register shall be programmable by the DPU.

Note: Because 4 window-lists must be handled, there shall be 4 pointer- and 4 length-registers.

	Title: Window Definition
	Verif.: Review-of-Design
FFEE-DPU-IF-559	A window list for the F-FEE shall consist of X/Y-coordinate tuples.

	Title: Window-List Sorting
	Verif.: Review-of-Design
FFEE-DPU-IF-561	The F-DPU shall upload window-list to the F-FEE, that shall be sorted first by X-coordinate (column) and second by Y-coordinate (row).





Figure 6.3: Window-list examples for F-FEE



FFEE-DPU-IF-562	Title:	Window List Upload
	Verif.:	Test, Review-of-Design
	The FEE shall be able to receive new window-lists outside the read-out phase.	


Note: At the F-FEE this could be done during shift to the CCD-store-section and after read-out. At the N-FEE new window coordinates could be uploaded during the read-out of another CCD.

FFEE-DPU-IF-563	Title:	Window Size
	Verif.:	Review-of-Design
	All windows shall have the same size. The size of the windows shall be configurable in a range of 2x2 to 32x32 pixels in one-pixel steps. X and Y size can be different. During read-out the size shall be fixed.	

Note: The default imagette size for normal and fast cameras is 6x6 pixels. For the FGS a windows size of 9x9 will be needed from the F-FEE. At the first cycle, before the fine-pointing is established, bigger windows will be requested for the guide-stars. In this case the windows size can be increased to 32x32 pixels and only the 30 guide-stars will be transferred to the F-DPU.

FFEE-DPU-IF-565	Title:	Window Size Modification
	Verif.:	Test, Review-of-Design
	The FEE shall provide the possibility to change the window-size outside read-out in windowing-mode.	

	Title:	Window Overlapping
	Verif.:	Test, Review-of-Design




FFEE-DPU-IF-904 The FEE shall support overlapping windows.


	Title: Parallel Overscan Transfer at F-FEE
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-567	The F-FEE shall be able to transmit parts from parallel overscan area in separate packets. The number of parallel overscan lines shall be configurable in a range from 0 to 10. The F-FEE shall transmit only columns, which are a vertical projection of a window. The F-FEE shall derive the relevant columns from the window-list.

Note: At the F-FEE at maximum 10 parallel overscan lines are accessible, because of the structure of the CCD. The first 5 lines will be dark lines and second 5 lines will be actual parallel overscan lines, if lines 0..4 are dumped during shift from the image into the storage area.

Figure 6.4: The following figure illustrates the transferred pixel from the parallel overscan in the F-FEE



	Title: Maximum Parallel Overscan Pixels (F-FEE)
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-934	The F-FEE shall be able to transfer 50% of the parallel overscan pixels for each CCD half.



7 Configuration Interface

FFEE-DPU-IF-570	Title:	RMAP for Configuration and Status
	Verif.:	Review-of-Design
	A subset of the remote-memory-access-protocol (RMAP), as defined in AD22, shall be used to configure the FEE and to gather status or housekeeping-information from the FEE.	

Note: The FEE may implement the full RMAP protocol, but only RMAP requests and replies described in this chapter shall be supported.

FFEE-DPU-IF-572	Title:	FEE Register Interface
	Verif.:	Review-of-Design
	The FEE-configuration and the FEE-status shall be accessed by registers via RMAP. This means, for each function, parameter or status a dedicated address shall be specified. The register shall be plain. I.e. there will be no support for any kind of queues or buffers on a single address. The content of buffers shall be fully mapped into the RMAP address range.	

FFEE-DPU-IF-953	Title:	Read Access to Writable Bits
	Verif.:	Review-of-Design
	Each writable bit in the register-interface shall be readable and shall reflect the write-contents.	

FFEE-DPU-IF-573	Title:	RMAP Memory Alignment
	Justif.:	The DPUs are 32-bit systems.
	Verif.:	Review-of-Design
	The address of a DPU RMAP-request shall be 32-bit aligned. I.e. the address and the size of a RMAP request shall be a multiple of 4.	

FFEE-DPU-IF-574	Title:	RMAP Data Byte Encoding
	Justif.:	The LEON-CPU is big-endian, so the complete PLATO payload shall be big-endian.
	Verif.:	Review-of-Design
	The encoding of 32-bit words shall be big-endian, so the most significant byte (MSB) shall be sent first and the least significant byte (LSB) shall be sent last.	

FFEE-DPU-IF-575	Title:	FEE Address Map
	Verif.:	Review-of-Design
	The FEE memory-map shall be divided into separate areas. Different restrictions for the RMAP-access shall be applicable for each memory-area. The following types or memory-areas shall be used: - critical configuration area (verify before write) - general configuration area - housekeeping area (read only) - windowing area	





Figure: Example of a FEE address map



Note: The FEE-teams are responsible for the detailed address map and the register assignment. The registers are described in the ICDs. A area-type can be used at multiple location of the memory.

Note: Registers can be located either in the DEB or in on of the AEBs. But all F-FEE sub-units will share the same address space. So each address is assigned to a single sub-unit only.


	Title: Critical Configuration Areas
	Verif.: Review-of-Design
FFEE-DPU-IF-578	The DPU shall use the verify-before-write option for RMAP write requests to a critical-configuration-area. All RMAP-request (read and write) to the critical-configuration-areas shall have a fixed data-length of 4 bytes.

Note: It is recommended to use the critical-configuration-area for mode-settings, power-switching or settings with direct influence on the hardware. The critical configuration area can contain read-only registers.

	Title: General Configuration Areas
	Verif.: Review-of-Design
FFEE-DPU-IF-579	The DPU shall disable the verify-before-write option for RMAP write-requests to a general-configuration-area. All RMAP-request (read and write) to the general-areas shall have a maximum data-length of 256 bytes.

Note: It is recommended to use the general configuration area for non-critical configuration, like CCD timing settings.

	Title: Housekeeping Areas
	Verif.: Review-of-Design



FFEE-DPU-IF-580 Housekeeping areas shall be read-only. Write requests to this area shall be ignored. All RMAP read-request to the HK-areas shall have a maximum data-length of 256 bytes.


Title: **Windowing Areas**
 Verif.: Review-of-Design
 FFEE-DPU-IF-581 The DPU shall disable the verify-before-write option for RMAP write-requests to a windowing-area. All RMAP-request (read and write) to the windowing-areas shall have a maximum data-length of 4096 bytes.

Title: **RMAP Verified Write Request**
 Justif.: AD22 chapter 5.3.1
 Verif.: Test
 FFEE-DPU-IF-582 A RMAP-write-request to the critical configuration area (with verify-before-write option) shall use the following packet format.

Figure: RMAP write request packet for the critical configuration area

0	logical address = 0x51
1	protocol id = 0x01
2	instruction = 0x7C
3	key = 0xD1
4	initiator address = 0x50
5	transaction id (MSB)
6	transaction id (LSB)
7	ext. address
8	address (MSB)
9	address
10	address
11	address (LSB)
12	data length (MSB) = 0x00
13	data length = 0x00
14	data length = 0x04
15	header CRC
16	data (MSB)
17	data
18	data
19	data (LSB)
20	data CRC

Title: **Verified Write- Instruction Field**
 Justif.: AD22 chapter 5.1.4
 Verif.: Test
 FFEE-DPU-IF-583 The DPU shall use RMAP instruction 0x7C for a write request to the critical configuration area.




Note: According to AD22 the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b1111, for "write, incrementing address, verify before write, send reply"
- Bits 1:0 = b00, for length of reply address field is 0

FFEE-DPU-IF-585	Title:	RMAP Unverified Write Request
	Justif.:	AD22 chapter 5.3.1
	Verif.:	Test
	A RMAP-write-request to a general-configuration-area or a windowing-area shall have the following packet format.	

Figure: RMAP write request packet without verify-before-write




FFEE-DPU-IF-586	Title:	Unverified Write – Instruction Field
	Justif.:	AD22 chapter 5.1.4
	Verif.:	Test
	The DPU shall use RMAP instruction 0x6C for a write request to a general-configuration-area or a windowing-area.	

Note: According to AD22 the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b1011, for "write, incrementing address, do not verify before write, send reply"
- Bits 1:0 = b00, for length of reply address field is 0

Title:	RMAP Read Request
--------	--------------------------



	Justif.: AD22 chapter 5.4.1.1
	Verif.: Test
FFEE-DPU-IF-588	A RMAP-read-request shall have the following packet format.

Figure: RMAP read request packet

0	logical address = 0x51
1	protocol id = 0x01
2	instruction = 0x4C
3	key = 0xD1
4	initiator address = 0x50
5	transaction id (MSB)
6	transaction id (LSB)
7	ext. address
8	address (MSB)
9	address
10	address
11	address (LSB)
12	data length (MSB)
13	data length
14	data length (LSB)
15	header CRC

	Title: RMAP Read – Instruction Field
	Justif.: AD22 chapter 5.1.4
	Verif.: Test
FFEE-DPU-IF-589	The DPU shall use RMAP instruction 0x4C for a read request.


Note: According to AD22 the instruction has the following content:

- Bits 7:6 = b01, for RMAP request
- Bits 5:2 = b0011, for "read, incrementing address"
- Bits 1:0 = b00, for length of reply address field is 0

	Title: RMAP Request – Key Field
	Justif.: AD22 chapter 5.1.5
	Verif.: Test
FFEE-DPU-IF-591	The key-field in a RMAP request shall be 0xD1.

	Title: RMAP Request – Initiator Address Field
	Justif.: AD22 chapter 5.1.7
	Verif.: Test
FFEE-DPU-IF-592	The initiator address field in a RMAP request shall be 0x50.

	Title: RMAP Request – Transaction ID Field
	Justif.: AD22 chapter 5.1.8
	Verif.: Test
FFEE-DPU-IF-826	The DPU shall increment the transaction ID for each RMAP request.



FFEE-DPU-IF-827	Title:	RMAP Request – Address Field
	Justif.:	AD22 chapter 5.1.10
	Verif.:	Test
	The address field in a RMAP request shall contain the FEE register address. The extended address shall not be used and shall be zero.	

FFEE-DPU-IF-828	Title:	RMAP Request – Header and Data CRC Field
	Justif.:	AD22 chapters 5.1.12 / 5.1.15 and ANNEX A
	Verif.:	Test
	The DPU shall calculate header and data CRC of RMAP requests as described in AD22.	


FFEE-DPU-IF-832	Title:	RMAP Reply
	Justif.:	AD22 chapter 5.3.2.1
	Verif.:	Test
	The RMAP-reply packet to write-request shall have the following format:	

Figure: RMAP-reply packet to a write-request


0	logical address = 0x50
1	protocol id = 0x01
2	instruction
3	status
4	target address = 0x51
5	transaction id (MSB)
6	transaction id (LSB)
7	header CRC

FFEE-DPU-IF-833	Title:	RMAP Read Reply
	Justif.:	AD22 chapter 5.4.2.2
	Verif.:	Test
	The RMAP-reply packet to read-request shall have the following format:	

Figure: RMAP-reply packet to a read-request



	Title:	RMAP Reply – Logical Address
	Justif.:	AD22 chapter 5.1.1
	Verif.:	Test
FFEE-DPU-IF-834		The FEE shall put the initiator address of the RMAP request into the logical-address field of the RMAP reply packet.
	Title:	RMAP Reply – Instruction Field
	Justif.:	AD22 chapter 5.1.4
	Verif.:	Test
FFEE-DPU-IF-835		The FEE shall fill instruction field of the RMAP-reply with the following content: <ul style="list-style-type: none"> - Bits 7:6 shall be set to b00 to indicate a reply-packet. - Bits 5:2 shall contain the command from the request-packet. - Bits 1:0 shall contain the reply-address length from the request-packet.
	Title:	RMAP Reply – Status Field
	Justif.:	AD22 chapter 5.1.17
	Verif.:	Test
FFEE-DPU-IF-836		The FEE shall write 0 into the status-field of the RMAP-reply, if the command execution was successful.
<p>Note: The FEE shall either discard RMAP requests or reply with non-zero status according to AD22. The FEE shall support only the error-codes specified in this document.</p>		
	Title:	RMAP Reply – Target Field
	Justif.:	AD22 chapter 5.1.2
	Verif.:	Test
FFEE-DPU-IF-837		The FEE shall write 0x51 into the target address field of the RMAP-reply.



FFEE-DPU-IF-838	Title:	RMAP Reply – Transaction ID Field
	Justif.:	AD22 chapter 5.1.8
	Verif.:	Test
	The FEE shall copy the transaction ID of the RMAP request into the transaction ID field of the RMAP-reply.	

FFEE-DPU-IF-839	Title:	RMAP Read Reply – Data Length Field
	Justif.:	AD22 chapter 5.1.11
	Verif.:	Test
	The FEE shall copy the data-length of the RMAP request into the data-length field of the RMAP-reply.	

FFEE-DPU-IF-840	Title:	RMAP Reply – Header and Data CRC Field
	Justif.:	AD22 chapters 5.1.12 / 5.1.15 and ANNEX A
	Verif.:	Test
	The FEE shall calculate the header and data CRC of RMAP replies as described in AD22.	

FFEE-DPU-IF-842	Title:	RMAP Reply Period
	Justif.:	Needed for re-send mechanism.
	Verif.:	Test
	The FEE shall start sending the RMAP-reply within 10 milliseconds after the end of the request-packet.	

FFEE-DPU-IF-844	Title:	RMAP Write Across Memory Borders
	Justif.:	A memory access across borders shall not be issued by the DPU and can be considered as failure.
	Verif.:	Test
	The FEE shall discard RMAP requests crossing a memory border.	


Note: The FEE-teams define the memory-map and the memory-borders.

FFEE-DPU-IF-954	Title:	RMAP Write to Unused Addresses
	Verif.:	Test
	The FEE shall report RMAP write-requests to unused addresses as successful (status = 0).	

FFEE-DPU-IF-845	Title:	RMAP Read from Unused Addresses
	Verif.:	Test
	The FEE shall report RMAP read-requests to unused addresses as successful (status = 0) and shall return a fixed pattern as data.	

FFEE-DPU-IF-936	Title:	Open RMAP requests
	Justif.:	Because of the limitation to one request, the RMAP target does not need a request queue.
	Verif.:	Test
	If the DPU has sent a RMAP read request to a FEE, the DPU shall wait for the RMAP reply before sending a new RMAP request to the same device. After a time-out the DPU is allowed to send another request (see FEE-DPU-IF-863).	

	Title:	RMAP-FDIR – Invalid RMAP Request Header
	Justif.:	AD22 chapters 5.3.3.4.5 / 5.4.3.4.5



	Verif.: Test
FFEE-DPU-IF-846	The FEE shall discard RMAP requests, if the RMAP header is incomplete or the header CRC check fails.

Note: The DPU will retry to send the RMAP request after a time-out.

	Title: RMAP-FDIR – EEP in Data Field
	Verif.: Test
FFEE-DPU-IF-941	The FEE shall discard a RMAP request, if it was ended with an EEP.

	Title: RMAP-FDIR – Invalid Data CRC in Request
	Justif.: AD22 chapters 5.3.3.6.5
	Verif.: Test
FFEE-DPU-IF-847	The FEE shall reply with status-code 4, if the data CRC check for a write request fails.

Note: If the "verify before write" option is not used, the data will be written even if the request was rejected.

	Title: RMAP-FDIR – Invalid Key
	Verif.: Test
FFEE-DPU-IF-848	The FEE shall discard a RMAP requests, if the key-field does not contain 0xD1.

	Title: RMAP-FDIR – Invalid Target Address
	Verif.: Test
FFEE-DPU-IF-849	The FEE shall discard a RMAP requests, if the logical address is not 0x51.

	Title: RMAP-FDIR – Invalid Protocol ID
	Justif.: RMAP is the only Spacewire protocol for AEUs and MEU-PSUs.
	Verif.: Test
FFEE-DPU-IF-850	The FEE shall discard Spacewire packets with a protocol-ID other than 0x01.


	Title: RMAP-FDIR – Invalid Command Code
	Justif.: AD22 chapters 5.3.3.5.4 / 5.4.3.5.4
	Verif.: Test
FFEE-DPU-IF-852	The FEE shall discard RMAP request if the request instruction is not supported by the FEE for the requested target address.

Note: Only RMAP requests with instruction field 0x7C, 0x6C and 0x0C must be supported by the FEEs, depending on the memory area.

	Title: RMAP-FDIR – More or Less Data Than Expected
	Verif.: Test
FFEE-DPU-IF-943	If the FEE shall discard RMAP write requests if more or less data are received than specified in the lenght-field.

	Title: RMAP-FDIR – Unsupported Data Length
	Verif.: Test
FFEE-DPU-IF-853	The FEE shall discard RMAP requests with unsupported data length.

	Title: RMAP-FDIR – Invalid Length Alignment
--	----------------------------------------------------



	Verif.: Test
FFEE-DPU-IF-855	The FEE shall discard RMAP requests if the value in the data-length field is not aligned to 32-bit.

	Title: RMAP-FDIR – Early EOP
	Verif.: Test
FFEE-DPU-IF-856	The DPU shall discard a RMAP reply, if it receives an incomplete header or less data than announced in the length-field. These failures shall be considered as early EOP.

	Title: RMAP-FDIR – Too Much Data in Reply
	Verif.: Test
FFEE-DPU-IF-949	The DPU shall discard a RMAP reply, if it more data than announced in the length-field.

	Title: RMAP-FDIR – Wrong Data Length
	Verif.: Test
FFEE-DPU-IF-966	The DPU shall discard RMAP read replies, if the reply contain more or less data than requested.

	Title: RMAP-FDIR – Invalid Header CRC in Reply
	Justif.: AD22 chapters 5.3.3.11 / 5.4.3.11
	Verif.: Test
FFEE-DPU-IF-858	The DPU shall discard a RMAP reply, if the header CRC is not correct.

	Title: RMAP-FDIR – Invalid Data CRC in Reply
	Justif.: AD22 chapter 5.4.3.12
	Verif.: Test
FFEE-DPU-IF-859	The DPU shall discard a RMAP reply, if the data CRC is not correct.


Note: The requirement is applicable only for read requests.

	Title: RMAP-FDIR – Invalid Target Address
	Justif.: AD22 chapters 5.3.2.7 and 5.4.2.8
	Verif.: Test
FFEE-DPU-IF-860	The DPU shall discard a RMAP reply, if the target address is not equal to 0x51.

	Title: RMAP-FDIR – Invalid Status
	Justif.: RMAP request failed and shall be repeated.
	Verif.: Test
FFEE-DPU-IF-861	The DPU shall discard the RMAP reply, if the status field is non-zero.

	Title: RMAP-FDIR – Invalid Transaction ID
	Justif.: AD22 chapters 5.1.8, 5.3.2.8 and 5.4.2.9
	Verif.: Test
FFEE-DPU-IF-862	The DPU shall discard the RMAP reply, if the transaction-ID in the reply is not equal to the transaction-ID of last RMAP request.


	Title: RMAP-FDIR – Request Repeats
	Justif.: Recovery action for temporary failures.
	Verif.: Test



FFEE-DPU-IF-863 The DPU shall repeat the last RMAP-request after a time-out of the reply or if the status of the reply was non-zero. The time-out between the retries shall be configurable in a range of 0-10 seconds with at least 100ms steps. The maximum number of retries shall be configurable in a range of 0..31.

	Title: RMAP-FDIR – DPU Error Counter
	Justif.: Failure monitoring.
	Verif.: Test
FFEE-DPU-IF-864	The DPU shall contain an error-counter for each FEE, which shall be incremented on any kind of RMAP error (time-out, reply-status not 0, invalid reply). The error-counter shall increment only once per packet, even if the packet contains multiple errors.


	Title: RMAP-FDIR – DPU Error Report
	Justif.: RMAP failures are expected to be rare. Reporting of the last error is sufficient. The error counter shows if more failures occurred.
	Verif.: Test
FFEE-DPU-IF-865	<p>The DPU shall report the following information about the last RMAP error in the housekeeping-data:</p> <ul style="list-style-type: none"> - Time-out error and number of retries for this request. - Reply status field, if the status is non-zero. - CRC check error in header or data. - Invalid header fields, including the information which field was corrupted - The reception of EEP, early EOP or more data than expected.



8 Data Interface

	Title: Data Packet Format
	Verif.: Test
FFEE-DPU-IF-594	For the transfer of image- and housekeeping-data from FEE to DPU a proprietary packet-format shall be used. The FEE data-packet consists of a 10 byte header and a data-field with variable length.


Figure: Data and HK packet-structure, including Spacewire-address and protocol-ID



	Title: Data Packet Header
	Verif.: Test
FFEE-DPU-IF-871	The first two bytes of the data-packet are the logical address and the protocol-ID regarding AD20. Bytes 2 to 8 contain the header of the data packet with the following content: <ul style="list-style-type: none"> - 16-bit data-length, given in number of bytes - 16-bit type - 16-bit frame-counter - 16-bit sequence-counter - 8-bit header CRC field

	Title: Data Packet Byte Encoding
	Verif.: Review-of-Design
FFEE-DPU-IF-872	The encoding of 16-bit or 32-bit words shall be big-endian, so the most significant byte (MSB) is in lower address and the least significant byte (LSB) in the higher address. The endianness is applicable for header and data field.

	Title: F-FEE Packet Length in FULL-IMAGE Modes
	Verif.: Test, Review-of-Design



FFEE-DPU-IF-967	The F-FEE data-packet shall contain one complete read-out line in FULL-IMAGE or in FULL-IMAGE PATTERN mode.
-----------------	-------------------------------------------------------------------------------------------------------------

Note: Because a pixel has size of 16 bit, the length must be always aligned to 16-bit. The size of the data field will be in the range of 4580 to 4630, depending on the number of serial overscan pixels.

	Title: F-FEE Packet Length in WINDOWING Modes
	Justif.: The F-FEE does not have an external memory and the block-RAMs inside the FPGA are limited.
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-874	In windowing-mode and windowing-pattern-mode the F-FEE data-packets shall have a fixed size. The minimum length of the data packet shall be 128 bytes (header + data field). The last packet of the image can be shorter and may contain only a single pixel.

	Title: Spacewire Protocol ID for FEE-Data
	Verif.: Test
FFEE-DPU-IF-876	In PLATO the protocol-ID 0xF0 shall be used for FEE data packets.

Note: Regarding to AD21, chapter 5.2.5, the protocol IDs 0xF0 to 0xFE can be defined by the project.


	Title: Data Packet Field: Length
	Verif.: Test
FFEE-DPU-IF-877	Bytes 2 and 3 of the data-packet-header contain the data-length in bytes.

	Title: Data Packet Field: Type
	Verif.: Test
FFEE-DPU-IF-878	Bytes 4 and 5 of the data-packet-header contains additional information about the packet-content. The type-field is defined in the following way: <ul style="list-style-type: none"> - bits 15:11 = reserved for future usage - bit 10:8 = DEB mode: 0 = FULL-IMAGE, 1= FULL-IMAGE PATTERN, 2 = WINDOWING, 3 = WINDOWING PATTERN - bit 7 = last packet: 1 = last packet of the this type in the current read-out-cycle - bit 6 = CCD side: 0 = left side (side E), 1 = right side (side F) - bits 5:4 = AEB ID (will be defined by F-FEE team in the ICD) - bits 3:2 = not used - bits 1:0 = packet type: 0 = data packet, 1 = overscan data, 2 = DEB housekeeping packet, 3 = AEB housekeeping packet

Note: Because the data for left and right CCD-side is send in different packets, there will be a last packet for left CCD-side and a last packet for the right CCD-side. Also the last packet with HK or overscan data must contain the last-packet-flag.

	Title: Data Packet Field: Frame Counter
	Verif.: Test
FFEE-DPU-IF-880	The frame-counter shall be incremented after every full CCD read-out cycle (i.e. every 2.5 seconds). The frame-counter shall be readable via RMAP. The F-FEE shall provide the option to reset the frame-counter via RMAP-request.

	Title: Frame Counter Reset
	Verif.: Test



FFEE-DPU-IF-1002 It shall be possible to reset the frame-counter via RMAP-request.

	Title: Data Packet Field: Sequence Counter
	Verif.: Test
FFEE-DPU-IF-881	The FEE shall have a sequence-counter for each CCD. The sequence-counter shall be set to zero at beginning of every CCD-read-out. The sequence counter shall be applicable for HK and image data packets.

Note: At each image-cycle, the HK packets start with sequence-counter 0 and the image data packets start with sequence-counter 0.

	Title: Sequence Counter Consistency-Check
	Verif.: Test
FFEE-DPU-IF-882	Before window-assembly the DPU shall check the sequence-counter of the received packets to confirm the expected order of the packets in the memory.

	Title: Data Packet Field: Data
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-883	Depending on the type-field, the data-field contains either image-data or housekeeping-data.

	Title: Image Data Format
	Verif.: Test
FFEE-DPU-IF-884	The image data is transferred as 16-bit integer values, each value representing one pixel.

	Title: Header CRC Field
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-999	The F-FEE shall send a header CRC after the data-field. The RMAP CRC according to [AD22] shall be used for the checksum calculation of the first 10 bytes of in the corresponding packet.

	Title: Data CRC Field
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-1000	The F-FEE shall send a data CRC as last byte of the data-packet. The RMAP CRC according to [AD22] shall be used for the checksum calculation of the data-field in the corresponding packet.

Note: The CRCs should be used only for test-purposes, as the F-DPU is not able to check the CRC in real-time.

	Title: CCD-Side Data-Separation
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-885	The data of the right- and left CCD-side shall be sent in separate packets.

	Title: Data Read-Out Order
	Verif.: Test
FFEE-DPU-IF-901	The data should be transferred in the order of the CCD read-out.





Figure: Example for data-order in windowing-mode



	Title: Data Transfer Consistency
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-886	The data transfer from the FEE to the DPU shall be deterministic for a specific set of windows and for full-images. So, the order of the packets shall be the identical for every transfer. Especially the order of the left and right CCD-side packets shall be consistent over consecutive data-transfers.

Motivation: For a specific set of windows the DPU will prepare a list of copy-operation. This copy-list will help to quickly assemble the windows for further processing. If the packets would arrive in random order, the copy-operations must be calculated in real-time and the assembly-operation would take much longer.


	Title: Housekeeping Data Format
	Verif.: Review-of-Design
FFEE-DPU-IF-888	The format, i.e. the position of each HK-value, of the F-FEE housekeeping data shall be fixed.

Note: The FEE may generate several HK packets. But the structure must correspond always with the sequence number.

	Title: HK-Packet Generation Period
	Verif.: Test, Review-of-Design
FFEE-DPU-IF-889	At every CCD-readout a HK packet shall be generated. This means the HK packet will be send every 2.5 seconds.

	Title: HK-Packet Position
	Verif.: Test
FFEE-DPU-IF-890	The HK packet shall be send before the image data.

	Title: Data FDIR – Sequence Check Failed
	Verif.: Test




FFEE-DPU-IF-891	If the sequence counter has not the expected value, the DPU shall dump the corresponding packets.
-----------------	---------------------------------------------------------------------------------------------------

	Title: Data FDIR – EEP
	Verif.: Test
FFEE-DPU-IF-892	If an EEP occurs, the F-DPU shall dump the corresponding packet.

	Title: Data FDIR – DPU Error Counter
	Verif.: Test
FFEE-DPU-IF-893	The DPU shall contain an error-counter, which shall be incremented on any kind of data error.

	Title: Data FDIR – DPU Error Report
	Verif.: Test
FFEE-DPU-IF-894	The DPU shall report every data error in the housekeeping-data with an unambiguous code.



9 Pattern Generation


FFEE-DPU-IF-896	Title: Pattern Generation
	Verif.: Test, Review-of-Design
	If the FEE is full-image-pattern-mode or in windowing-pattern-mode, the FEE shall send artificial data pattern instead of CCD-Data. The pattern shall be the same for windowing and full-image mode.

FFEE-DPU-IF-897	Title: Pattern Structure
	Verif.: Test
	<p>The data pattern shall have the following structure:</p> <ul style="list-style-type: none"> - Bits [15:13] = time-code % 8 - Bits [12:11] = CCD number - Bit [10] = CCD side: 0 = left side, 1 = right side - Bit [9:5] = Y-coordinate % 32 - Bit [4:0] = X-coordinate % 32 <p>The details of pattern are defined in RD02.</p>

Note: For a dedicated coordinate each pixel has the same content in windowing-pattern-mode and in full-image-pattern-mode.

Figure: structure of the data pattern

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Timecode [2:0]			CCD		side	Row [4:0]					Column [4:0]				



APPENDIX

Ref.: PLATO-DLR-PL-ICD-0011
Issue: 1.4
Date: 2020/05/14
Page: 42 / 42

10 APPENDIX