Si5351A VFO Rev A — Field Manual Ch. 6. Plan: PLAN.md (2026-10-22). Hierarchy: power/USB, MCU/UI, synth/RF.
Inter-sheet nets via global labels (MCU_TX, MCU_RX, DTR, I2C_SCL, I2C_SDA) and power rails.

Power and USB

File: power_usb.kicad_sch

MCU and UI

File: mcu_ui.kicad_sch

Synth and RF outputs

File: synth_rf.kicad_sch

Draft schematic, not reviewed. Open items: docs/VERIFY.md

Etherkit / NT7S


Sheet: /
File: Si5351AVFO.kicad_sch

Title: Si5351A VFO — Top


Size: A3	Date: 2026-10-22	**Rev: A**
KiCad E.D.A. 10.0.7		Id: 1/4

USB-C input, CP2102N USB-UART (from EtherkitUARTAdapter), LP2985 rails (U1 from Rev F; U5 dedicated to OLED per Jason 2026-10-22)

PCB: C10 100n + C11 4.7u at U3 pin 7 (VREGIN); C13 100n + C12 4.7u at
U3 pin 6 (VDD) / pin 5 (VIO). 100n closest. GND to pin 2 / EP (25) with vias at pads.




U1: +3V3D (MCU) and, via FB1, +3V3_CLK (Si5351 + TCXO). Rev F U1/C1/C2/C3.





PCB: C1 1u at U1 pin 1, C2 100n at pin 4 (BP), C3 4.7u at pin 5; GND via at each pad.

U5: OLED-only rail (Eyes On The Prize lesson, PLAN 4a). Place U5/FB2/C22-C24 at the OLED header.





PCB: C7 1u at U5 pin 1, C8 100n at pin 4 (BP), C9 4.7u at pin 5; GND via at each pad.



Draft schematic, not reviewed. Open items: docs/VERIFY.md


Etherkit / NT7S


Sheet: /Power and USB/
File: power_usb.kicad_sch

Title: Si5351A VFO — Power and USB

Size: A3	Date: 2026-10-22	**Rev: A**
KiCad E.D.A. 10.0.7		Id: 2/4

ATtiny3226 @ 8 MHz internal, 3.3 V. Optiboot over CP2102N; DTR auto-reset on PB4 (RSTPINCFG=0x3, megaTinyCore "UPDI w/reset on PB4"), as EtherKeyerMini C3/R4.







OLED: SPI only (PA1 MOSI, PA3 SCK, PA4 CS, PA5 DC, PA6 RES). Never shares the SI5351 I2C bus.
PA2 spare (no-connect).

DS1 DNP: OLED module supplied in kit, user-soldered. Fed 3.3 V from LP2985 OLED rail.
PCB: print pin names on silkscreen at DS1 header (GND,VCC,CLK,MOSI,RES,DC,CS); suppliers vary.

UPDI / serial-UPDI header, circuit copied from EtherKeyerMini (J3,R3,D1 -> J5,R13,D4;
EKM D2/JP2/JP3 omitted per Jason). Pin 1 VCC ref (+3V3D), 2 TXD, 3 RXD/UPDI, 4 GND.

Pin 1 = VCC reference for programmer; board must be USB-powered while programming.







Draft schematic, not reviewed. Open items: docs/VERIFY.md


Etherkit / NT7S


Sheet: /MCU and UI/
File: mcu_ui.kicad_sch

Title: Si5351A VFO – MCU and UI


Size: A3	Date: 2026-10-22	**Rev: A**
KiCad E.D.A. 10.0.7		Id: 3/4

Si5351A + 25 MHz TCXO copied from Si5351A Breakout Rev F (R5/C5/C6/R6/C4, XB open). Each output: Rs 0R -> Cb 100n DC block -> DNP shunt -> 7th-order Cauer LPF between NC solder jumpers, NO bypass jumper -> SMA.






PCB: C4 100n at U2 pins 1 (VDD) + 7 (VDDO), tight loop to pin 8 (GND); GND via at cap pad. C5 100n at X1 pin 4 (VDD).




Jumpers: JP102/JP103, JP122/JP123, JP142/JP143 in-line, normally closed (cut to remove filter).
JP104/JP124/JP144 filter bypass, normally open (bridge after cutting in-line pair).
Keep in-line jumper pads <=2 mm from junction (PLAN 6).
Filter values are interchangeable per output (same footprint):
  CLK0/CLK1: 60 MHz Cauer (HF + 6 m; matched pair keeps quadrature phase).
  CLK2: 160 MHz Cauer. Not a harmonic filter for HF bands.


CLK0 output chain (J2)



CLK1 output chain (J3)



CLK2 output chain (J4)



Draft schematic, not reviewed. Open items: docs/VERIFY.md

Etherkit / NT7S

Sheet: /Synth and RF outputs/
File: synth_rf.kicad_sch

Title: Si5351A VFO — Synth and RF outputs

Size: A3	Date: 2026-10-22	**Rev: A**
KiCad E.D.A. 10.0.7		Id: 4/4