


HW8

- The memory units that follow are specified by the number of words times the number of bits per word. (1) How many address lines and input-output lines are needed in each case? (2) Give the number of bits stored in the memories in each case. (a) $2M \times 32$ (b) $2G \times 16$.
- Enclose the 4×4 RAM of figure below, in a block diagram showing all inputs and outputs. Assuming three-state outputs, construct an 8×8 memory using four 4×4 RAM units. (Hint: Similar to decoder size extension in decoder with enable input)



- Tabulate the truth table for an 8×4 ROM that implements the Boolean functions.
 - $A(X, Y, Z) = \sum m(1, 3, 5)$
 - $B(X, Y, Z) = \sum m(3, 4, 7)$
 - $C(X, Y, Z) = \sum m(1, 2, 5, 7)$
 - $D(X, Y, Z) = \sum m(2, 3, 5, 6, 7)$
- FPGA: The logic cell has three inputs (A,B,C) and one output (Z).
 - Draw the logic diagram of a simple logic cell with 4-bit inputs and 1-bit outputs.
 - Explain how the logic cell can finish the sum function in a full adder. ($Z=A+B+C$)