Problems and Solutions

Ch. 567

- . The memory units that follow are specified by the number of words times the number of
- . bits per word. How many address lines and input—output data lines are needed in each case?
- (a) 8 K * 32
- (b) 2 G * 8

.
$$8kx 32 = 2^{13} x 32 A=13$$
, D= 32

 $2Gx 8 = 2^{31} x 8$

- a) How many 32 K * 8 RAM chips are needed to provide a memory capacity of 256 K bytes?
- b) How many lines of the address must be used to access 256 K bytes? How many of these lines are connected to the address inputs of all chips?
- c) How many lines must be decoded for the chip select inputs? Specify the size of the decoder.

- .256k/32k = 8 chips
- $.256k = 2^{18}(18 \text{ address lines for memory});$
- . 32 K = 2^{15} (15 address pins / chip)
- . 18 15 = 3 lines; must decode with 3 × 8 decoder

Specify the size of a ROM (number of words and number of bits per word) that will accommodate the truth table for the following combinational circuit components:


- a binary multiplier that multiplies two 4-bit binary words,
- b) a 4-bit adder—subtractor, with one carry-in and one carry out


- . 8 inputs 8 outputs 28 x8 256 x 8 ROM
- . 9 inputs 5 outputs 29 x5 512 x 5 ROM

. Tabulate the PLA programming table and the truth table for an 8x2 ROM for the two Boolean functions listed below.

$$A(x, y, z) = (1, 3, 5, 6)$$

$$B(x, y, z) = (1, 3, 6, 7)$$





$$A(x, y, z) = (1, 3, 5, 6)$$

$$B(x, y, z) = (1, 3, 6, 7)$$

. Compare the price and performance of SRAM, DRAM, magnetic disk, and flash

. \$/GB

SRAM> DRAM> flash > magnetic disk


Performance

fast to slow:

SRAM, DRAM, flash, magnetic disk

Develop the state diagram for a Mealy state machine that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.


Assumption: Synchronous active-low reset Mealy machine, links for reset on-the-fly are implicit and not shown



Unit 1 14

```
module Prob 5 55 (input x in, clk, reset b, output reg y);
parameter s0 = 2'd0;
parameter s1 = 2'd1:
parameter s2 = 2'd2;
parameter s3 = 2'd3;
reg [1: 0] state, next-state;
always @ (posedge clk, negedge reset b)
    if (reset b == 1'b0) state <= s0:
    else state <= next state;
always @ (state, x in) begin
    v = 1'b0:
    next state = s0;
                     // Mealy machine
    case (state)
           if (x_in) begin y = 1'b0; next state = s1; end
    s0:
           else begin y = 1'b0; next state = s0; end
    s1:
           if (x in) begin y = 1'b0; next state = s2; end
           else y = 1'b0; next state = s0; end
    s2:
           if (x in) begin y = 1'b0; next state = s3; end
           else begin y = 1'b0; next state = s0; end
    s3:
           if (x in) begin y = 1'b1; next state = s3; end
           else begin y = 1'b1; next state = s0; end
    default: begin y = 1'b0; next state = s0; end
endcase
```

Assumption: Synchronous active-low reset Mealy machine, links for reset on-the-fly are implicit and not shown



. A synchronous Moore machine has two inputs x1 and x2, and an output y_out. If both inputs have the same value, the output is asserted for one cycle; otherwise, the output is 0. Develop a state diagram

