Laboratory for Reliable Computing



Signal Sensing and Application Laboratory




HSpice Tutorial




Login

- telnet://bigbird.ee.nth u.edu.tw
- ID and Password





Login





Login

- telnet avapro##
- telnet ws##

```
bigbird:~(m9761564)%telnet ws23
Trying 140.114.24.133...
Connected to ws23.
Escape character is '^]'.
CentOS release 4.6 (Final)
Kernel 2.6.9-67.ELsmp on an x86_64
login: m9761564
Password:
```

[m9761564@ws23 ~] _



Create a New directory


- mkdir #####
- |s
- cd ####

```
m9761564@ws23 ~]$ mkdir microelectronics
<sup>™</sup>m9761564@ws23 ~ |$ Is
CDS. log
                    Star-Hspice. pdf
                                       homework 2. pdf
CDS. log. 1
                    aaa. doc
                                                           utsi.db
CDS. 10g. 2
                                                           uyin. db
Chisatosan, jpg
                    chapter 9. pdf
                                        laker.rc
                                                           vco2. txt
                    chargepump. txt
                                                           vco3. txt
Ferrari-F2008.jpg
                    core
Screenshot-1. png
                    divider2. txt
                                       panic. log
                                       pfd. txt
Screenshot.png
m9761564@ws23 ~]$ cd microelectronics
 m9761564@ws23 ~/microelectronics]$
```



Prepare Library File

cp -r /home/m97/m9761571/CIC018 ~/xxx/CIC018



[m9761564@ws23 ~/microelectronics]\$ 1s cic018.1






Text Editor

- joe xxx.sp(檔名)
- vi
- Vim
- gvim
- gedit



Text Editor -- joe

[m9761564@ws23 ~/microelectronics]\$ joe hw3.sp






Text Editor -- joe

- Ctrl+k, x Save and quit
- Ctrl+c Quit without saving
- Ctrl+a 跳到每行的第一個字
- · Ctrl+e 跳到每行的最後一個字
- Ctrl+y 消去一整行
- Ctrl+k, h Help



Text Editor -- gedit

[m9861548@ws5 ~]\$ gedit hw1.sp








A Spice Netlist Example

```
*a common source amplifier with active load
. prot
.lib "cic018.1" TT
. unprot
.option post=1 ACCT CAPTAB
**** Netlist ****
M1 VO VI GND GND N_18 W=4.2u L=1u M=1
M2 VO N1 VDD VDD P 18 W=5u
M3 N1 N1 VDD VDD P 18 W=5u
                              L=1u M=1
RL VO GND 10MEG
CL VO GND 0.1p
**** Sourcec ****
Vsup VDD GND DC=1.8
V1
     V_{\mathbf{X}}
         GND DC=1
V2
         Vx AC=1
         GND DC=100u
I1
**** Analysis ****
. OP
. DC V1 0 1.8 0.01
. AC DEC 100 1K 1G
.PRINT DC V(VO)
. PLOT DC V(VO)
. PROBE AC VDB(VO)
```



. END

SiSAL Setup

- The first line is always a comment.
- .lib "*.l"
 - Add a library file.
- .prot/unprot
 - Things between will not appears in result file.
- .option
 - Set conditions of simulation
 - .prot
 .lib "cic018.1" TT
 .unprot
 .option post=1 ACCT CAPTAB



Device Type

Passive Devices

- Resistor R
- Capacitor C
- Inductor L

Active Devices

- Diode D
- BJT Q
- MOSFET M

Other Devices

- Subcircuit X
- Source V,I
- Behavoral E, G, H, F, B
- Transmission Lines T, U, O



Main Circuit

```
**** Netlist ****
M1 VO VI GND GND N_18 W=4. 2u L=1u M=1
M2 VO N1 VDD VDD P_18 W=5u  L=1u M=2
M3 N1 N1 VDD VDD P 18 W=5u L=1u M=1
RL VO GND 10MEG
CL VO GND 0.1p
**** Sourcec ****
Vsup VDD GND DC=1.8
V1
     V_{X}
         GND DC=1
V2
   VI Vx AC=1
I 1
     N1
         GND DC=100u
```



MOS

Mxxx Drain Gate Source Body Model Width Length Multiplier Ex:

M1 VO VI GND GND N_18 W=4. 2u L=1u M=1

注意! composer轉出來會是pm, nm 須視製程檔改成其model, EX. P_18, N_18


- Passive Device
 - Resistor

 RXXX RL VO GND 10MEG

 Ex:
 - Capacitor

 CXXX CL VO GND 0.1p

 Ex:





Subcircuits

.subckt <subckt_name> <n1> <n2>...


.ends <subckt_name>

Example:

.subckt CSAmp VI VO NI VDD GND
M1 VO VI GND GND N_18 W=4.2u L=1u M=1
M2 VO NI VDD VDD P_18 W=5u L=1u M=2
M3 NI NI VDD VDD P_18W=5u l=1u M=1
.ends

X1 VI VO NI VDD GND CSAmp

RL VO GND 10MEG CL VO GND 0.1P








Voltage sources

Current source


- Transient Source
 - PULSE \ PWL \ SIN...





PULSE


Vxxx n1 n2 PULSE v1 v2 td tr tf pw period





PWL – Piecewise Linear

Vxxx n1 n2 PWL t1 v1 t2 v2 t3 v3





• SIN

Vxxx n1 n2 SIN v1 v2 freq td df phase (請參考HSpice Manual)



Notation in HSpice

• It makes no difference between upper and lower case.

Code	Meaning	Code	Meaning
f	10-15	k	10 ³
р	10-12	MEG or X	10 ⁶
n	10 -9	G	10 ⁹
u	10-6	Т	1012
m	10 -3		



Basic Analysis

- .OP
- .DC
- .AC
- .TRAN

- Operation Point Analysis
 - -.OP
- It will prints out:
 - Node Voltage ` Source Current
 - Power Dissipation
 - Transistor Current \ Operation Region



.DC/.AC

- DC Sweep
 - .DC Vname Vstart Vstop Vstep

Ex: . DC V1 0 1.8 0.01

- AC Sweep
 - 要有AC Source
 - AC DEC/LIN NP fstart fstop

Ex: . AC DEC 100 1K 1G



- Transient Response
 - 要有Transient Source
 - TRAN tstep tstop
 - Ex:
 - .TRAN 1n 1u



Simulation Output

.PRINT

- Print the results in the result file
- .PRINT antype ov1 ov2
- Ex:
- .PRINT DC V(VO) I(N1)
- .PRINT AC PAR('VDB(VO)-VDB(VI)')

.PLOT

- Plot the result in the result file
- PLOT antype ov1 ov2
- Ex:
- .PLOT DC V(VO)



Simulation Output

.PROBE

- Saves output variables into the interface and graph data files.
- .PROBE antype ov1
- Ex:

.PROBE AC PAR('VDB(VO) - VDB(VI)')

.MEASURE

- measure TRAN Trise TRIG V(VO) val='0.1*1.8' rise=1
 - + TARG V(VO) val='0.9*1.8' rise=1
- meas AC phasemargin FIND VP(VO) when VDB(BO)=0
- (用法很多,請參考HSpice Manual)



.alter

- •.alter下面放與原本code不同的地方
- •Ex: 可以在範例code後面再加上
- .alter

RL VO GND 100k

CL VO GND 0.01p

如此一來,Spice會將alter後面的值改過之後,跑同樣的模擬,將結果存到另外一個graph data file中,就可以在看waveform時,同時打開RL = 10MEG, CL= 0.1與RL=100k, CL=0.01p的結果。



Review Example

```
*a common source amplifier with active load
. prot
.lib "cic018.1" TT
. unprot
.option post=1 ACCT CAPTAB
**** Netlist ****
M1 VO VI GND GND N 18 W=4.2u L=1u M=1
M2 VO N1 VDD VDD P 18 W=5u
                             L=1u M=2
M3 N1 N1 VDD VDD P 18 W=5u
                              L=1u M=1
RL VO GND 10MEG
CL VO GND 0.1p
**** Sourcec ****
Vsup VDD GND DC=1.8
    Vx GND DC=1
V2
         Vx AC=1
         GND DC=100u
**** Analysis ****
. 0P
.DC V1 0 1.8 0.01
. AC DEC 100 1K 1G
. PRINT DC V(VO)
. PLOT DC V(VO)
```

Common Source Amp.sp

#HW1 Common Source Amplifier
.subckt CSAmp VI VO NI VDD GND
M1 VO VI GND GND N_18 W=4.2u L=1u M=1
M2 VO NI VDD VDD P_18 W=5u L=1u M=2
M3 NI NI VDD VDD P_18W=5u l=1u M=1
.ends

.include 'Common Source Amp.sp' X1 VI VO NI VDD GND CSAmp

P.S.

- 1. 第一行不打指令
- 2. .global VDD GND 可以加在.prot前
- 3. "*", "\$" 為註解
- 4. Spice不分大小寫

. END

. PROBE AC VDB(VO)



Running HSpice

- Prepare:
 - .l file
 - .sp file
 - Login avapro## of ws ##
- 指令:
 - hspice ####.sp >! ####.lis



Running HSpice



What's in .lis file?

- .PRINT result
- .PLOT result
- .OP result
- .measure result
- error information
- · etc.



- Open XWIN
- Open a new telnet connection to bigbird
- 指令:

```
telnet blade1
setenv DISPLAY ***.***.***:0
```

cd ####


awaves&




```
bigbird:~(m9761564)%telnet blade1
Trying 140.114.24.61...
Connected to blade1.
Escape character is '^]'.

SunOS 5.8

login: m9761564
Password:
```











- Design -> Open Design
 - -> Select target .sp file -> OK
- The result browser will automatically appear.
- Double click on the signal you want to view and it will appear on the main screen.








































Thank you!!