


## **MOS** Transistor Theory

#### Outline

- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models

#### Introduction

MOS Transistor symbols



Accumulation Mode

Polysilicon Gate Silicon Dioxide Insulator p-type Body

Depletion Mode

**Depletion Region** 

Inversion Mode

Inversion Region Depletion Region

### nMOS Operation Regions

#### Cutoff


 $-V_{gs} < V_{t}$ : no channel

#### Linear

 $-V_{gs} > V_{t}, V_{gd} > V_{t}$ :
linear resistor

#### Saturation


 $-V_{gs} > V_{t}, V_{gd} < V_{t}$ : channel pinchoff



#### Outline


- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models

### **MOS Channel Charge**



Average gate to channel potential:

$$V_{gc} = (V_{gs} + V_{gd})/2 = V_{gs} - V_{ds}/2$$



 $SiO_2$  Gate Oxide (Good insulator,  $\varepsilon_{ox}$  = 3.9 $\varepsilon_0$ )

$$Q_{channel} = C_g \left( V_{gc} - V_t \right) = C_g \left( V_{gs} - \frac{1}{2} V_{ds} - V_t \right)$$

$$C_g = \varepsilon_{ox} WL/t_{ox} = C_{ox}WL$$

$$\upsilon = \mu E, E = V_{ds} / L, I_{ds} = \frac{Q_{channel}}{t_{channel}}, t_{channel} = \frac{L}{\upsilon}$$

### Ideal I-V Equations


$$Q_{channel} = C_{ox}WL\left(V_{gs} - \frac{1}{2}V_{ds} - V_{t}\right)$$


$$\upsilon = \mu E, E = V_{ds} / L,$$


$$\frac{L}{\upsilon} = \frac{L}{\mu E} = \frac{L^2}{\mu V_{ds}}$$


$$I_{ds} = \frac{Q_{channel}}{t_{channel}}, t_{channel} = \frac{L}{\upsilon}$$

#### Ideal I-V equation









pMOS I-V

#### Outline

- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models

#### Nonideal I-V Effects

- **Velocity saturation**: at high  $V_{ds} \nearrow$ , the carrier velocity is not proportional to lateral field.  $I_{ds}$  decrease  $\searrow$ .
- Mobility degradation: at high  $V_{gs} \nearrow$ , the carrier scatter more and mobility decrease.  $I_{ds}$  decrease  $\searrow$ .
- Channel length modulation effect: at high  $V_{ds} \nearrow$ , depletion of  $S/D \nearrow$ , effective  $L \searrow . I_{ds}$  increase  $\nearrow$ .
- Subthreshold conduction:  $V_{gs} < V_t$ ,  $I_{ds}$  is exponentially dropoff instead of abruptly becoming zero.
- Drain/Source leakage: reverse diode junction leakage.
- Non-zero gate current I<sub>g</sub>: carriers tunneling effect.
- Body effect: threshold voltage  $V_t$  is influence by  $V_{bs}$  (body-to-source voltage).

### **Velocity Saturation**

Carrier velocity: non-linearly proportional to lateral electrical field before velocity saturation


$$\upsilon = \mu E_{lat} / (1 + E_{lat} / E_{sat})$$

 $\upsilon$ : carrier velocity

 $\mu$ : mobility

 $E_{lat} = V_{ds}/L$ : lateral electrical field

$$E_{sat} = v_{sat}/\mu$$



 I<sub>ds</sub> will saturate due to velocity saturation, it depends on channel length L and applied V<sub>ds</sub>.

$$I_{ds} = \frac{Q_{channel}}{t_{channel}} = \frac{Q_{channel}}{L/\upsilon_{sat}} = C_{ox}W(V_{gs} - V_{t})\upsilon_{sat}$$

#### α-Power Law Model

 α-Power Law Model: piece-linear model to illustrate MOSs I-V characteristic with velocity saturation.

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} & \frac{1_{ds}(\mu A)}{400} & \frac{\text{Simulated}}{\alpha - \text{law}} \\ I_{dsat} & \frac{V_{ds}}{V_{dsat}} & V_{ds} < V_{dsat} & \text{linear} \\ I_{dsat} & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

$$V_{gs} = 1.8$$

$$I_{dsat} = P_c \frac{\beta}{2} (V_{gs} - V_t)^{\alpha}, V_{dsat} = P_v (V_{gs} - V_t)^{\alpha/2}$$


$$\text{Empirical parameters: } P_c, P_v, \alpha \end{cases}$$

$$V_{gs} = 1.8$$

- Because of  $\mu_p$  <  $\mu_n$ , pMOS experience less velocity saturation than nMOS, therefore  $\alpha_p$  >  $\alpha_n$
- Mobility degradation is modeled by a  $\mu_{eff}$  <  $\mu$ , and the it can be included in the parameter  $\alpha$

### **Channel Length Modulation**

**Effective channel length:** is reduced due the wider depletion region at high  $V_{ds}$ 



The I-V equation at saturation region with channel length modulation effect.  $\lambda'$  is the empirical parameter

$$I_{ds} = \beta \frac{\left(V_{gs} - V_{t}\right)^{2}}{2} \left(1 + \lambda V_{ds}\right), \lambda = \lambda' / L$$

With shorter  $L \supseteq \lambda \nearrow \lambda$ , result in **output resistance**  $\supseteq \lambda$ , then MOSFET's intrinsic gain ≥

### **Body Effect**

- The threshold voltage  $V_t$  is increased by positive  $V_{sb}$ .
- $V_{sb} < 0, V_t \searrow$ , OFF leakage  $\nearrow$  Design tradeoff

$$V_t = V_{t0} + \gamma \left[ \sqrt{2\varphi_s + V_{sb}} - \sqrt{2\varphi_s} \right], \qquad \varphi_s = 2\upsilon_T \ln \frac{N_A}{n_i}$$

 $V_{t0}$ : the threshold voltage for  $V_{sb} = 0$ 

 $arphi_f$  : fabrication-process parameter

$$\gamma = \frac{t_{ox}}{\varepsilon_{ox}} \sqrt{2qN_{A}\varepsilon_{si}} = \frac{\sqrt{2qN_{A}\varepsilon_{si}}}{C_{ox}} \qquad \begin{array}{c} \gamma : \textit{Body-effect parameter} \\ \textit{(fabrication-process parameter)} \end{array}$$

 $N_A$ : Doping concentration of p-type substrate

 $\varepsilon_s$ : permittivity of silicon=11.7  $\varepsilon_0$ 


#### **Subthreshold Conduction**

• Leakage current at subthreshold region  $V_{gs} < V_{t}$ : weak inversion

$$I_{ds} = I_{ds0}e^{\frac{V_{gs}-V_t}{n\nu_T}} \left(1 - e^{\frac{-V_{ds}}{\nu_T}}\right)$$

$$I_{ds0} = \beta \nu_T^2 e^{1.8}$$


Leakage current = 0, when V<sub>ds</sub>
 = 0. It increase exponentially with V<sub>gs</sub>.



• Drain-Induced Barrier Lowering (DIBL): the  $V_t$  will be reduced by a positive  $V_{ds}$ . It will worse the leakage at subthreshold. It acts like channel length modulation effect at active mode.

$$V_t' = V_t - \eta V_{ds}$$

### Junction Leakage




S/D junction leakage from a reverse-biased diode

$$I_D = I_S \left( e^{\frac{V_D}{v_T}} - 1 \right)$$

 Junction leakage used to be the storage time limitation. In modern transistor with shorter length, subthreshold leakage far exceed junction leakage.


### Tunneling



- Gate leakage: from carriers' tunneling through gate oxide. It is exponentially reverse proportional to gate oxide.
- Hi-K (dielectric constant) gate insulator is used to reduce it.


### Temperature Dependence

• T
$$\nearrow$$
  $\mu \supset : \mu(T) = \mu(T_r) \left(\frac{T}{T_r}\right)^{-\kappa_{\mu}}$ 




• T7 I<sub>OFF</sub> 7 I<sub>ON</sub> \

• T $\nearrow$   $V_t \searrow : V_t(T) = V_t(T_r) - k_{vt}(T - T_r)$ 



T☐ The circuit performance is improved: subthreshold leakage ☐, saturation velocity ☐, mobility ☐, junction capacitance ☐. But breakdown voltage ☐.

### **Geometry Dependence**



Effective channel length and width

$$L_{eff} = L_{drawn} + X_L - 2L_D$$
  $X_L, X_W$ : Poly over-etch 
$$W_{eff} = W_{drawn} + X_W - 2W_D$$
  $L_D, W_D$ : Source-drian lateral diffusion

 Use identical and same orientation MOSFET to get a good matching. ex. Current mirror

#### Outline

- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models


#### **C-V Characteristics**


• **Gate capacitance**: with advance technology, t<sub>ox</sub> ↘, L ↘, C<sub>permicron</sub> keeps constant.

$$C_{g} = C_{ox}WL = C_{permicron}W$$

$$C_{permicron} = C_{ox}L = \frac{\mathcal{E}_{ox}}{t_{ox}}L$$
Source Source

Parasitic capacitance: C<sub>db</sub> and C<sub>sb</sub> are from reverse p-n junction and proportional to S/D area.





3- 23

## MOS Gate Capacitance Model

 Gate capacitance: it varies with channel behavior at different operation region


$$C_0 = C_{ox}WL$$

Table 2.1	Approximation of intrinsic MOS gate capacitance			
Parameter		Cutoff	Linear	Saturation
$C_{gb}$		$C_0$	0	0
$C_{gs}$		0	$C_0/2$	$2/3 C_0$
$C_{gd}$		0	$C_0/2$	0
$C_g = C_{gs} + C_g$	$c_{gd} + C_{gb}$	$C_0$	$C_0$	2/3 C <sub>0</sub>

• S/D overlap capacitance:  $C_{gs(overlap)}$  &  $C_{gd(overlap)}$  are from S/D lateral diffusion, don't confused with  $C_{gs}$  &  $C_{gd}$  Source Gate Drain

$$C_{gs(overlap)} = C_{gsol}W$$


$$C_{gd(overlap)} = C_{gdol}W$$




# $C_{gc}$ vs. $V_{gs}$ & $V_{ds}$

• C<sub>gc</sub> vs. V<sub>gs</sub>


• C<sub>gc</sub> vs. V<sub>ds</sub>





3- 25

 Long channel device: C<sub>gd</sub> will becomes near 0 at saturation • Short channel device: more  $C_{gd(overlap)}$  and  $C_{gs(overlap)}$  factor



### Data-Dependent Gate Capacitance


3- 26

Case 1		
Case 2	√	C <sub>g</sub> /C <sub>0</sub>
Case 3	$\int - \int \int_{0}^{0}$	1.3 + Case 1
Case 4	<u></u>	1.1 — Case 2 1.0 — Case 3
Case 5	_/	.80 — Case 4
Case 6	<b>√</b> ⊢	.42 — Case 5 .31 — Case 6
Case 7		.13 Case 7

#### Outline

- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models

#### CMOS Inverter DC Characteristic I




**Table 2.2** Relationships between voltages for the three regions of operation of a CMOS inverter


	Cutoff	Linear	Saturated
nMOS	$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{\rm in} < V_{tn}$	$V_{\rm in}$ > $V_{tn}$	$V_{\rm in} > V_{tn}$
		$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
		$V_{\rm out}$ < $V_{\rm in}$ - $V_{\it tn}$	$V_{\rm out} > V_{\rm in} - V_{\it tn}$
pMOS	$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{\rm in}$ > $V_{tp}$ + $V_{DD}$	$V_{\rm in}$ < $V_{tp}$ + $V_{DD}$	$V_{\rm in}$ < $V_{tp}$ + $V_{DD}$
		$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$
		$V_{\rm out} > V_{\rm in} - V_{tp}$	$V_{\rm out}$ < $V_{\rm in}$ - $V_{tp}$

#### **CMOS Inverter DC Characteristic II**


3- 29

 $V_{in5}$ 






- I<sub>ds</sub> vs. V<sub>ds</sub> (nMOS & pMOS)
- I<sub>dsn</sub>, |I<sub>dsp</sub>|
- For pMOS,  $I_d$ ,  $V_{gs}$ ,  $V_{ds}$ ,  $V_{th}$  <0
- pMOS I-V as load-line of nMOS input device.




VLSI Design Chih-Cheng Hsieh

(b)

- V<sub>in</sub> V<sub>out</sub> DC transfer curve
- Rail-to-rail operation



- V<sub>in</sub> I<sub>DD</sub> DC transfer curve
- Dynamic power dissipation



### DC Response


- DC Response: V<sub>out</sub> vs. V<sub>in</sub> for a gate
- Ex: Inverter

- When 
$$V_{in} = 0$$
 ->  $V_{out} = V_{DD}$ 

- When  $V_{in} = V_{DD}$  ->  $V_{out} = 0$
- In between, V<sub>out</sub> depends on transistor size and current
- By KCL, must settle such that  $I_{dsn} = |I_{dsp}|$




But graphical solution gives more insight




#### **Transistor Operation**

- Current depends on region of transistor behavior
- For what V<sub>in</sub> and V<sub>out</sub> are nMOS and pMOS in
  - Cutoff?
  - Linear?
  - Saturation?

Cutoff	Linear	Saturated
V <sub>gsn</sub> <	V <sub>gsn</sub> >	V <sub>gsn</sub> >
	V <sub>dsn</sub> <	V <sub>dsn</sub> >




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$

$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$ 




Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
$V_{in} < V_{tn}$	$V_{in} > V_{tn}$	$V_{in} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
	$V_{out} < V_{in} - V_{tn}$	$V_{out} > V_{in} - V_{tn}$


$$V_{gsn} = V_{in}$$
 $V_{dsn} = V_{out}$ 



Cutoff	Linear	Saturated
V <sub>gsp</sub> >	V <sub>gsp</sub> <	V <sub>gsp</sub> <
	V <sub>dsp</sub> >	V <sub>dsp</sub> <




Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$



Cutoff	Linear	Saturated	
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$	
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$	

$$V_{gsp} = V_{in} - V_{DD}$$
  
 $V_{dsp} = V_{out} - V_{DD}$ 


$$V_{tp} < 0$$



Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
$V_{in} > V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{\rm dsp} < V_{\rm gsp} - V_{\rm tp}$
	$V_{out} > V_{in} - V_{tp}$	$V_{out} < V_{in} - V_{tp}$


$$V_{gsp} = V_{in} - V_{DD}$$
  
 $V_{dsp} = V_{out} - V_{DD}$ 

$$V_{tp} < 0$$




### **I-V Characteristics**


Make pMOS is wider than nMOS such that





# Current vs. V<sub>out</sub>, V<sub>in</sub>





- For a given V<sub>in</sub>:
  - Plot I<sub>dsn</sub>, I<sub>dsp</sub> vs. V<sub>out</sub>
  - V<sub>out</sub> must be where |currents| are equal in



























• 
$$V_{in} = 0.8V_{DD}$$









# **Load Line Summary**



#### **DC Transfer Curve**

• Transcribe points onto V<sub>in</sub> vs. V<sub>out</sub> plot






# **Operating Regions**

Revisit transistor operating regions


Region	nMOS	pMOS
Α		
В		
С		
D		
E		



### **Operating Regions**


Revisit transistor operating regions

Region	nMOS pMOS		
Α	Cutoff	Linear	
В	Saturation	Linear	
С	Saturation	Saturation	
D	Linear	Saturation	
E	Linear	Cutoff	



# **CMOS Inverter Operation**

Table 2.3 Summary of CMOS inverter operation				
Region	Condition	p-device	n-device	Output
A	$0 \le V_{\rm in} < V_{tn}$	linear	cutoff	$V_{\rm out}$ = $V_{DD}$
В	$V_{tn} \le V_{\rm in} < V_{DD}/2$	linear	saturated	$V_{\rm out} > V_{DD}/2$
С	$V_{\rm in} = V_{DD}/2$	saturated	saturated	$V_{ m out}$ drops sharply
D	$V_{DD}/2 < V_{\mathrm{in}} \le V_{DD} - \left  V_{tp} \right $	saturated	linear	$V_{\rm out}$ < $V_{DD}/2$
Е	$V_{ m in}$ > $V_{DD}$ - $\left V_{tp} ight $	cutoff	linear	$V_{\text{out}} = 0$




### **Beta Ratio Effect**

β parameters and ratio

$$\beta_{p} = \mu_{p} C_{ox} (W/L)_{p}$$

$$\beta_{n} = \mu_{n} C_{ox} (W/L)_{n}$$

$$\beta \text{ ratio} = \beta_{p} / \beta_{n}$$



- β ratio = 1: largest noise margin
  - $:: \mu_n > \mu_p$ , choose  $(W/L)_p > (W/L)_n$  to make  $\beta$  ratio = 1
- $\beta$  ratio > 1: HI-skewed inverter, switching threshold > 0.5V<sub>DD</sub>
- β ratio < 1: LO-skewed inverter, switching threshold < 0.5V<sub>DD</sub>

# Noise Margin I


#### Noise margin definition

 The allowable noise voltage on the input that the output wont be corrupted.

$$NM_L = V_{IL} - V_{OL}$$

$$NM_H = V_{OH} - V_{IH}$$


 $V_{IH}$  = minimum HIGH input voltage  $V_{IL}$  = maximum LOW input voltage  $V_{OH}$  = minimum HIGH output voltage  $V_{OL}$  = maximum LOW output voltage



### Noise Margin II


Indeterminate region (forbidden zone)

 $V_{IL} < V_{in} < V_{IH}$ : output = unknown logic level




# β Ratio and Noise Margin


- β ratio > 1
  - Switching threshold  $> 0.5V_{DD}$
  - $-V_{IH} \nearrow NM_H \searrow$
  - $-V_{IL} \nearrow NM_{L} \nearrow$
- β ratio < 1</li>
  - Switching threshold < 0.5V<sub>DD</sub>
  - $-V_{IH} \supset NM_{H} \nearrow$
  - $-V_{\parallel} \supset NM_{\parallel} \supset$
  - Noise is scaled with V<sub>DD</sub>
  - VDD Ŋ, smaller NM is acceptable.




### Ratioed Inverter Transfer Function I


- nMOS inverters with resistive of constant current load
  - Transfer function depends on the ratio of pull-down to the pull-up transistor (*static load*).






- Pseudo-nMOS inverters with turn-ON pMOS as load
  - Turn-ON pMOS is made by a depletion mode nMOS in pure nMOS process.
  - Dissipating static power when  $V_o = LOW$
  - Poor NM but smaller area & input capacitance loading







- Threshold drop
  - nMOS : can NOT pass "1"
  - pMOS : can NOT pass "0"
  - Need to consider BODY EFFECT.

$$V_{DD} = V_{DD} - V_{tn}$$

$$V_{DD} - V_{tn} - V_{DD} - V_{tn}$$

$$V_s = |V_{tp}|$$

GND

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$


$$V_{DD}$$

$$V_{DD}$$

$$V_{DD}$$


- ON resistance depends on V<sub>in</sub>
  - Need to BOOST gate voltage with small V<sub>DD</sub>


$$V_{in} \xrightarrow{V_{DD}} V_{out} \longrightarrow V_{in} \longrightarrow V_{out}$$





#### **Tristate Inverter**

- Inverter + transmission gate
  - For the same size n and p devices, it is approximately half the speed of complementary CMOS inverter.
  - The structure in (d) is suffered from A's toggle in tristate.
  - Need to consider BODY EFFECT.









### Outline

- 1. Introduction
- 2. Ideal I-V Characteristics
- 3. Nonideal I-V Effects
- 4. C-V Characteristics
- 5. DC Transfer Characteristics
- 6. Switch-level RC Delay Models

### Effective Resistance R


- R: effective resistance of unit nMOS (minimum W & L)
  - An pMOS has resistance 2R(or 3R) because of smaller mobility
  - In linear region, it is inverse proportional to W/L and  $V_{\rm gs}$

$$R = \left(\frac{\partial I_{ds}}{\partial V_{ds}}\right)^{-1} = \frac{1}{\beta \left(V_{gs} - V_{t}\right)} = \frac{1}{\mu C_{ox}} \frac{L}{W} \frac{1}{\left(V_{gs} - V_{t}\right)}$$

- C: gate capacitance of unit transistor (nMOS & pMOS)
  - It is proportional to gate area W\*L
- C: junction capacitance of S/D of unit transistor
  - It is proportional to gate width W
- nMOS of k times unit width has resistance R/k, gate capacitance kC and S/D capacitance kC.

### RC Circuit Model


- pMOS of k times unit width has resistance 2R/k, gate capacitance kC and S/D capacitance kC
  - nMOS parasitic capacitors are referred to GND (p-body) and pMOS parasitic capacitors are referred to VDD (n-well)



### Inverter Propagation Delay

- Fanout-of-1 Inverter
  - Choose pMOS width size to be x2~x3 of that of nMOS

$$t_{pd} = R \bullet (6C) = 6RC$$



#### **R** of Transmission Gate

- Effective resistance of transmission gate is the parallel combination of nMOS and pMOS
  - It depends on the signal to be pass
  - pMOS pass 0 weakly with larger resistance 4R
  - nMOS pass 1 weakly with larger resistance 2R
  - Usually choose same size of nMOS/pMOS in transmission gate
  - Increase MOS size  $\rightarrow R \setminus C \nearrow$ : need to check the tradeoff