

# Problems and Solutions

---

Ch. 5 6


# Problem

- Construct a *JK* flip-flop using a *D* flip-flop, a two-to-one-line multiplexer, and an inverter.

- Hint *JK* flip-flop
  - $Q(t+1) = JQ' + K'Q$

J →

k →




# Problem

- Construct a *JK* flip-flop using a *D* flip-flop, a two-to-one-line multiplexer, and an inverter.

- Hint      *JK* flip-flop

□  $Q(t+1) = JQ' + K'Q$




# Problem

---

- A sequential circuit with two  $D$  flip-flops  $A$  and  $B$ , two inputs,  $x$  and  $y$ ; and one output  $z$  is specified by the following next-state and output equations (HDL—see Problem 5.35):
    - $A(t + 1) = xy' + xB$
    - $B(t + 1) = xA + xB'$
    - $z = A$
- (a) Draw the logic diagram of the circuit.
- (b) List the state table for the sequential circuit.
- (c) Draw the corresponding state diagram.

# Solution



$$A(t+1) = xy' + xB$$

$$B(t+1) = xA + xB'$$

$$z = A$$

(b)


$$A(t+1) = xy' + xB$$

$$B(t+1) = xA + xB'$$

$$z = A$$


Present state		Inputs		Next state		Output
A	B	x	y	A	B	z
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	0
0	1	0	1	0	0	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

(c)




# Problem

- A sequential circuit has one flip-flop  $Q$ , two inputs  $x$  and  $y$ , and one output  $S$ . It consists of a full-adder circuit connected to a  $D$  flip-flop, as shown in Fig. P5.7. Derive the state table and state diagram of the sequential circuit.



# Solution

Present state	Inputs		Next state	Output
$Q$	$x$	$y$	$Q$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




$$S = x \oplus y \oplus Q$$

$$Q(t + 1) = xy + xQ + yQ$$

# Problem

- Derive the state table and the state diagram of the sequential circuit shown in Fig. P5.8. Explain the function that the circuit performs







# Solution

<i>Present State</i>		<i>Next State</i>		<i>FF Inputs</i>	
<i>A</i>	<i>B</i>	<i>A</i>	<i>B</i>	<i>T<sub>A</sub></i>	<i>T<sub>B</sub></i>
0	0	0	1	0	1
0	1	1	0	1	1
1	0	0	0	1	0
1	1	0	0	1	1

$$T_A = A + B$$

$$T_B = A' + B$$

*Repeated sequence:*



# Problem


Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>f</i>	<i>b</i>	0	0
<i>b</i>	<i>d</i>	<i>c</i>	0	0
<i>c</i>	<i>f</i>	<i>e</i>	0	0
<i>d</i>	<i>g</i>	<i>a</i>	1	0
<i>e</i>	<i>d</i>	<i>c</i>	0	0
<i>f</i>	<i>f</i>	<i>b</i>	1	1
<i>g</i>	<i>g</i>	<i>h</i>	0	1
<i>h</i>	<i>g</i>	<i>a</i>	1	0

- (a)\* Tabulate the reduced state table.
- (c) Draw the state diagram corresponding to the reduced state table.

# Solution

Present state	Next state		Output	
	0	1	0	1
<i>a</i>	<i>f</i>	<i>b</i>	0	0
<i>b</i>	<i>d</i>	<i>a</i>	0	0
<i>d</i>	<i>g</i>	<i>a</i>	1	0
<i>f</i>	<i>f</i>	<i>b</i>	1	1
<i>g</i>	<i>g</i>	<i>d</i>	0	1

**Note:** Equivalent states:  $b = e$ ,  $a = c$ ,  $h = d$




- 
- Draw the logic diagram for the sequential circuit described by the following HDL code:

```
always @ (posedge CLK)  
begin  
    E <= A | B;  
    Q <= E & C;  
end
```


# Solution

---



# Problem

- Draw the state diagram of the machine described by the HDL model given below.



# Problems (needs update)

```
module Prob_5_51 (output reg y_out, input x_in, clk, reset_b);
  parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
  reg [1:0] state, next_state;
  always @ (posedge clk, negedge reset_b) begin
    if (reset_b == 1'b0) state <= s0;
    else state <= next_state;
  always @(state, x_in) begin
    y_out = 0;
    next_state = s0;
    case (state)
      s0: begin y_out = 0; if (x_in) next_state = s1; else next_state = s0; end;
      s1: begin y_out = 0; if (x_in) next_state = s2; else next_state = s1; end;
      s2: begin y_out = 1; if (x_in) next_state = s3; else next_state = s2; end;
      s3: begin y_out = 1; if (x_in) next_state = s0; else next_state = s3; end;
      default: next_state = s0;
    endcase
  end
endmodule
```


# Problem

- Draw the logic diagram of a four-bit register with four *D* flip-flops and four 4 \* 1 multiplexers with mode selection inputs *s*<sub>1</sub> and *s*<sub>0</sub>. The register operates according to the following function table.

<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>	Register Operation
0	0	No change
1	0	Complement the four outputs
0	1	Clear register to 0 (synchronous with the clock)
1	1	Load parallel data



# Solution




# Problem

---

- Draw the logic diagram of a four-bit binary ripple countdown counter using:
  - (a) flip-flops that trigger on the positive-edge of the clock; and
  - (b) flip-flops that trigger on the negative-edge of the clock.

# Solution

With the bubbles in  $C$  removed (positive-edge).  
With complemented flip-flops connected to  $C$ .



(b) With  $D$  flip-flops

# Problem

---

- Design a four-bit binary synchronous counter with  $D$  flip-flops.

# Solution

---

With  $E$  denoting *Count\_enable* in Fig. 6.12 and D-flip-flops replacing the J-K flip-flops, the toggling action of the bits of the counter is determined by:

$T_0 = E$ ,  $T_1 = A_0 E$ ,  $T_2 = A_0 A_1 E$ ,  $T_3 = A_0 A_1 A_2 E$ . Since  $DA = A \oplus TA$  the inputs of the flip-flops of the counter are determined by:

$$DA_0 = A_0 \oplus E;$$

$$DA_1 = A_1 \oplus (A_0 E)$$

$$DA_2 = A_2 \oplus (A_0 A_1 E)$$

$$DA_3 = A_3 \oplus (A_0 A_1 A_2 E)$$

# Problems


---

- Develop the state diagram for a Mealy state machine that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.

# Solution

Assumption: Synchronous active-low reset

Mealy machine, links for reset on-the-fly are implicit and not shown



# Solutions

```
module Prob_5_55 (input x_in, clk, reset_b, output reg y);
    parameter s0 = 1'd0;
    parameter s1 = 1'd1;
    parameter s2 = 1'd2;
    parameter s3 = 1'd3;
    reg [1: 0] state, next_state;

    always @ (posedge clk, negedge reset_b)
        if (reset_b == 1'b0) state <= s0;
        else state <= next_state;

    always @ (state, x_in) begin
        y = 1'b0;
        next_state = s0;

        case (state) // Mealy machine
        s0:    if (x_in) begin y = 1'b0; next_state = s1; end
              else begin y = 1'b0; next_state = s0; end
        s1:    if (x_in) begin y = 1'b0; next_state = s2; end
              else y = 1'b0; next_state = s0; end
        s2:    if (x_in) begin y = 1'b0; next_state = s3; end
              else begin y = 1'b0; next_state = s0; end
        s3:    if (x_in) begin y = 1'b1; next_state = s3; end
              else begin y = 1'b0; next_state = s0; end
        default: begin y = 1'b0; next_state = s0; end
        endcase
    end
```



# Problems

---

- A synchronous Moore machine has two inputs  $x_1$  and  $x_2$ , and an output  $y_{out}$ . If both inputs have the same value, the output is asserted for one cycle; otherwise, the output is 0. Develop a state diagram

