

Logic Design Final


109060013 張芯瑜

1. Speed: SRAM > DRAM > flash

Price: SRAM > DRAM > flash


2. ① DRAM 需要 refresh 是因為 DRAM 由電容器組成，而電容器上的電荷會隨時間及溫度消失，所以要定期 refresh，以確保 DRAM 上所存的值不會被改變。

② nonvolatile → 不具揮發性，當電源斷掉時，記憶體會繼續存著值。




4.


x	y	Q	Q ⁺	C	S
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	1	1



5.

Q	Q ⁺	Output
a	c	f
b	d	e
c	a	g
d	b	g
e	e	b
f	f	a
g	c	g





7. always @ (posedge CLK) begin

if (rst) next-state = A;

else begin

case (state) begin

A: if (input == 0) output = 0, next-state = A;

else output = 0, next-state = B;

B: if (input == 0) output = 0, next-state = A;

else output = 0, next-state = C;

C: if (input == 0) output = 0, next-state = D;

else output = 0, next-state = C;


D: if (input == 0) output = 0, next-state = A;

else output = 1, next-state = B;

endcase

end

end



9. T F.F. :

① Synchronous :

always @ (posedge Clk) begin

if (rst) Q <= 0;

else Q <= ~T;

end

② Asynchronous :

always @ (posedge Clk, rst) begin

if (rst) Q <= 0;

else Q <= ~T;

end

10. 0 1 1 0



① 1 0 1 1

② 0 1 0 1



③ 1 0 1 0

④ 1 1 0 1

⑤ 1 1 1 0

⑥ 0 1 1 1 *

*



*