
# Computer Architecture

CH4 Processor Microarchitecture (II)

Prof. Ren-Shuo Liu NTHU EE Fall 2017




#### **Outline**



- Background
- Single-cycle design
- Pipelined design
  - Pipeline concepts and MIPS's pipeline
  - Cost and issues of pipelining
  - Detailed pipelined datapath and control

# Pipeline Analogy






### Car Factory Example






#### 5 Stages of Executing an Instruction




#### 5 Stages of Executing an Instruction



# **Exampling Timing**







#### Observations



- 800 ps cycle time
- ROM is idle during
   200 800 ps
  - Instruction is ready@ 200 ps
  - ROM only keeps its output after 200 ps
  - Keeping value can be done using flip-flops instead
- Reg, ALU, and RAM have similar situations




#### 5-Stage Pipeline



- Please specify the width and contents of every registers and buses
- 汽車、師傅、出貨單分別在哪裡?


### Pipeline Performance





#### Pipeline Performance Observations

- Latency (time for completing each instruction) does not decrease Pipeline不會影響到各instruction的latency
- Throughput (number of instructions completed per unit of time) increases
- Ideal case
  - All stages are balanced
  - Speedup can approach #stages



# MIPS ISA Design for Pipelining



All instructions are 32-bit

幫助Pi pel i ne簡化設計

- Regular instruction formats
- Register-register arithmetic 如果Register和Memory做運算會比較複雜,無法使用Pipeline
- Base-offset addressing mode 唯一access address的模式
- Aligned memory access 固定Load、Store的大小規範(Ex: 4Bytes),減少讀取任意值造成時間不一致的問題
  - Load or store instruction cannot access memory spanning two 32-bit words
- These design decisions simplify pipeline hardware
  - Though they are not necessary for pipelining to be achievable

## Costs and Issues of Pipelining




- Costs
  - Hardware cost
  - Performance cost
- Issues
  - Some instructions cannot be executed in a pipeline fashion due to hazards

#### Costs




- Additional flip-flop hardware
- Additional flip-flop latency



#### Issues





### Pipeline Hazards



- Situations that prevent a pipeline from starting the next instruction in the next cycle
  - Structure hazard
  - Data hazard =
  - Control hazard (branch hazard)

#### Hazard Examples




- Structure hazard
  - One required resource is busy
  - Take ALU for example: a late instruction needs to use the ALU, but the ALU is still busy doing an early instruction's job
- Data hazard 由Data Dependency造成
  - Late instruction's operand is yet calculated by an early instruction
- Control hazard (branch hazard)
  - Late instruction depends on an early branch instruction

#### Structure Hazard



- Our MIPS example exhibits no structure hazards
  - Each instruction only uses ROM, ALU, and RAM for exactly one cycle
- Though each instruction accesses the register twice (IF and WB)
  - Hazard does not actually occur because Reg is multi-ported



#### Data Hazard



- Data hazards are caused by data dependencies
- Not all data dependencies cause data hazard
  - Some of data dependencies are resolved by forwarding (bypassing)
  - The following examples show data dependency

Forwardable, not a hazard


lw s0, 20(t1) sub t2, t3, s0 sub t4, t5, s0 Immediate load-use dependency is not forwardable, so a hazard happens

Forwardable, not a hazard

Compiler會把Not Forwardable的指令中間塞 入其他指令,使其變得Forwardable


#### Data Hazard





### Forwarding Examples






lw s0, 20(t1)
nop
sub t4, t5, s0

Concept: the outcome of an early instruction directly becomes an operand of a late instruction

These are two examples only. We will discuss more details later.

#### **Control Hazard**








- Reducing stall cycles to one =
  - Delayed branch (branch delay slot) =
    Branch prediction + rollback =




- Reducing stall cycles to one
  - Perform branch test right after registers are read





 Of course, this leads to additional hardware costs to make both register read and equality test fast enough to fit into a cycle





- Reducing stall cycles to one is usually a must
  - Branch instructions are very common (~10%)
  - Significant loss in performance if every branch stalls the pipeline for two cycles
- If branches only need equality test, reducing stall cycles to one is doable
  - Now we know why MIPS only support beq and bne but not branch instructions for relational operators
    - bge (branch on greater than or equal), bgt (branch on greater than), ble (branch on less than or equal), blt (branch on less than) are pseudo instructions



- Delayed branch (branch delay slot)
  - MIPS <u>always fetches and executes the instruction</u> following a branch
  - An nop is a must if no other instruction should not be fetched and executed in the slot

```
do{
                    LOOP:
                                                 I 00P:
                                                 addi $1, $1, -1
                           $2, $2, $3
                    addiu
  n += d;
                           $1, $1, -1
                                                 beq $1, $0, LOOP
                    addi
                                                 addiu $2, $2, $3
}while(i!=0);
                           $1, $0, LOOP
                    bne
                                                 mult ^{\$} $2, $2, $4
                    nop
                   mult
                           $2, $2, $4
                                                          省1個Cycle的時間。
                            branch執行時,branch下一行指令
                            必定會執行。故若沒有要執行的指
令時,必須要填上nop。
```



- Branch prediction + rollback
  - Pipeline speculatively fetch an instruction
  - If the fetched instruction turns out to be on the wrong path, the fetched instruction is discarded and the corrected instruction is then fetched

Basic prediction strategy

Predict策略:

(1)遇到往回跳的情況,通常代表是迴圈,故很大機來要往回跳

(2)其餘可能是代表if-else, 故50/50

- Always predict taken
  - Branches to an earlier address usually mean a loop and are taken most of the times Backward Taken Forward NotTaken (BTFN)
  - Branches to an other addresses usually mean if-else, and we guess they are taken for 50% of the times

#### **Outline**



- Background
- Single-cycle design
- Pipelined design
  - Pipeline concepts and MIPS's pipeline
  - Cost and issues of pipelining
  - Detailed pipelined datapath and control