


```
*****
* Library Name: Lab1
* Cell Name: divider
* View Name: schematic
*****
```

Windows taskbar and system tray area showing icons for various applications and the system clock displaying 2019/1/13.



top_module.sp (-/VLSI/Final/test4) - gedit@ws45

File Edit View Search Tools Documents Help

New Open Save Print Undo Redo Cut Copy Paste Find Replace

test_top.is test_top.sp test_top.mt0 test_top.mt1 test_top.mt2 test_top.mt3 test_top.mt4

```
*****
* Library Name: Lab1
* Cell Name: divider
* View Name: schematic
*****

$S$S$ div vdd vss clk s2b s3b s4b s5b s6b s7b s8b qr $S$S$
$S$S$ decoder vdd vss con1 con2 con3 dec1 dec2 dec3 dec4 dec5 dec6 dec7 dec8 $S$S$
$S$S$ NAND2 vdd vss in1 in2 out $S$S$

.include './divider.spi'
.include './NAND2.spi'
.include './decoder.spi'

* Xtop con3 con2 con1 clk clk_out vdd vss
.subckt top_module s3 s2 s1 clk out vdd vss

.param Wn=8u Ln=0.18u Wp=2u Lp=0.18u m1=1
.param Wns=4u Wps=8u m=1
***** circuit description *****
X0 vdd vss s1 s2 s3 s1b s2b s3b s4b s5b s6b s7b s8b decoder
X1 vdd vss clk s1b s2b s3b s4b s5b s6b s7b s8b q div

$S$ NAND2 $S$
X2mq vdd vss s1b q outt NAND2
X2mc vdd vss s1b clk outt NAND2

$S$ one hot $S$
Mns1 s1b s1b vss vss n_18 W=Wns L=Ln m=ms
Mps1 s1b s1b vdd vdd p_18 W=Wps L=Lp m=ms

Mn1 outt vss vss n_18 W=Wn L=Ln m=m1
Mp1 outt vdd vdd p_18 W=Wp L=Lp m=m1

.ends
```

Plain Text Tab Width: 8 Ln 18, Col 12 INS

Tue 04:47 2019/1/13

