

EECS1010 Logic Design 邏輯設計

Hsi-Pin Ma 馬席彬

http://lms.nthu.edu.tw/course/35472
Department of Electrical Engineering
National Tsing Hua University



Syllabus (1/2)

- Credit: 3
- Instructor: Hsi-Pin Ma (馬席彬)
 - -Delta Bldg. RM 965, 5162206
 - -E-Mail: hp@ee.nthu.edu.tw
 - -Office hour: M3T3

• Textbook:

-William J. Dally and R. Curtis Harting, *Digital Design: A Systems Approach*. Cambridge University Press.

Class time-slot

-Class: T5T6R5R6



Syllabus (2/2)

TA office hour

7-9pm every Monday

Grading

-Homework (no delay): 25%

-Midterms: 50%

−Final: 25%

Important dates

-First Midterm Exam: 2018/11/13

-Second Midterm Exam: 2018/12/13

-Final Exam: 2019/1/10



Course Outline

- Digital Abstraction
- Boolean Algebra
- Verilog Introduction
- Combinational Logic Design
- Combinational Building Blocks
- Arithmetic Circuits
- Sequential Logics
- Datapath Sequential Logics
- Memory and Programmable Logics



Digital/Logic Design

Thanks for the course notes of Logic Design from Prof. Cheng-Wen Wu.

Hsi-Pin Ma



Design Representation

Design

 A process (sequence of steps) leading from product concept or specification to drawings that show how to build the product

Different representations are required

- -Behavioral/Functional representation
 - •Specifies the behavior or function of a design without any implementation information
- -Structural representation
 - Specifies the implementation of a design in terms of components and their interconnections
- Physical representation
 - Specifies the physical characteristics of the design (blueprint for manufacturing



Logic Design

- Part of the design process for digital signal systems
- Involves
 - Modeling
 - -Synthesis
 - -Optimization
 - Verification
 - Testing
 - Diagnostics



Design Process (1/2)

- Design specification (SPEC)
 - -Block diagram/English: functionality and I/O (interface)
- Library development
 - -Standard or custom
- Design synthesis
 - -System synthesis: specification to architecture
 - Architecture synthesis: architecture to RTL components
 - -Sequential synthesis: FSM to gates (including FFs)
 - Logic synthesis: Boolean expression to gates
 - -Circuit design: gates to transistors
 - Layout generation: transistors/gates to geometry




Design Process (2/2)

- Design analysis
 - Property verification (functionality)
 - Constraint satisfaction: cost, performance, power, testability, reliability, manufacturability, etc.
- Documentation
- Manufacturing and testing



電子電路設計學程



Hsi-Pin Ma