

- 1.
- a. $(W/L)_P = 6.0654 \mu m/0.2 \mu m$
- b. 設計 PMOS 和 NMOS 的 Length 都是 0.2um,求得 $W_P/W_N=6.07/1.8$,得知在.18 製程中,一倍 W 的 NMOS 能力與三倍 W 的 PMOS 相同。

c.



此為對 Vin 從 0 掃至 1.8V 對應到的Vout圖,其交點剛好在(0.9V,0.9V)

d




Slope=-1 的求法是,先做Vout對V微分的圖,找出當斜率為-1 的 x 值並找出對應到Vout上的點

$$\rightarrow$$
 V_{OH} = 1.68V; V_{OL} = 97.2mV; V_{IH} = 1.03V; V_{IL} = 752mV

e.
$$NM_L = V_{IL} - V_{OL} = 654.8 \text{mV}$$
 $NM_H = V_{OH} - V_{IH} = 650 \text{mV}$

f.



2.

```
hw2_2
.protect
.lib 'cic018.l' TT
.unprotect
.temp 25
.option post
.param Pw=52.4u Pl=0.2u Nw=1.8u Nl=0.2u
                                                                                 .dc sweep Pw 0.5u 80u 0.01u $掃Pw2的值,並利用waveview找出0.9V的值
.dc Vin 0 1.8 0.01
******* operating point information tnom= 25.000 temp= 25.000 ******
simulation time is 0.
node =voltage node =voltage node =voltage
                                                                                                               = 896.4976m 0:p1
= 1.8000
```


a. $(W/L)_P = 52.4 \mu m/0.2 \mu m$

elect Info:Text_layer=PO_TEXT(100) purpose=drawing(252).

b. 設計 PMOS 和 NMOS 的 Length 都是 0.2 um,求得 $W_P/W_N = 52.4/1.8$ 。 上面三顆 PMOS 是串聯,要達成與第一題一顆 PMOS 相同的Reff P,此題 每顆 PMOS 相對的 $R_{eff,P}$ 要變成原本的1/3倍 $\rightarrow W_P$ 變成原本的3倍,再加 上此題 NMOS 是三顆並聯,R_{eff.N}變成原本的1/3倍,為了要使 Vout 上下 兩個部分的 R_{eff} 差不多,因此 W_P 還要再×3

→
$$W_P = 1.8 \times \frac{6.07}{1.8} \times 3 \times 3 = 54.63 \approx 52.4$$
與實驗結果差不多

c.



此為對 Vin 從 0 掃至 1.8V 對應到的Vout圖,其交點剛好在(0.9V, 0.9V)

- d. $V_{OH} = 1.6659V$; $V_{OL} = 89.0253 mV$; $V_{IH} = 1.0254V$; $V_{IL} = 773.2363 mV$
- e. $NM_L = V_{IL} V_{OL} = 684.2110 \text{mV}$ $NM_H = V_{OH} V_{IH} = 640.4606 \text{mV}$
 - I. 比較:此題求得的 NM_L 、 NM_H 與 Q1 的 inverter 相近

$$\rightarrow$$
NM_{L2} = 684.2110mV \approx NM_{L1} = 654.8mV

$$\rightarrow$$
NM_{H2} = 640.4606mV \approx NM_{H1} = 650mV

Ⅱ. 分析:

Noise margin 是指電路對雜訊的容忍度,而此題 NOR3 功能跟 Q1 的 Inverter 做的一樣,可以把此題的 NOR3 視為長得不太一樣的 inverter

→NOR3 的 Noise margin 與 inverter 的 Noise margin 相似

3.

.protect
.lib 'cic018.l' TT
.temp 25
.unprotect
.option post
.param Pw=61.32u Pl=0.2u Nw=1.8u Nl=0.2u

\$DGSB

Mpa p1 ina Vdd Vdd P_18 w=Pw l=Pl m=1 Mpb p2 inb p1 Vdd P_18 w=Pw l=Pl m=1 Mpc out inc p2 Vdd P_18 w=Pw l=Pl m=1 Mna out ina gnd gnd N_18 w=Nw l=Nl m=1 Mnb out inb gnd gnd N_18 w=Nw l=Nl m=1 Mnc out inc gnd gnd N_18 w=Nw l=Nl m=1 Cload out gnd 1p

I. 操作流程:

先給 inc 訊號,再給 inb 訊號,最後給 inc 訊號,再加上每次實驗有 5個 corner,因此共有 3*5=15個圖,並在同個 corner 實作比較找出 contamination delays(best case)以及 worst-case propagation delays 的 rising and falling delay


Ⅱ. 實驗結果:


i.


Process	Temperature	t_{cdr}	t_{cdf}	t_{pdr}	t_{pdf}
TT	25°C	323.7899ps	1.1971ns	353.9089ps	1.3466ns
FF	–40°C	271.0164ps	935.4913ps	314.8770ps	1.0740ns
SS	125°C	528.9332ps	2.6167ns	564.4318ps	3.0010ns
SF	25°C	251.0495ps	2.0926ns	290.9343ps	2.4310ns
FS	25°C	296.2365ps	1.2647ns	328.0172ps	1.4397ns

ii. WaveView


i. Input 給 inc (依序為:TT 25°C→FF -40°C →SS 125°C →SF 25°C→FS 25°C)









ii. Input 給 inb (依序為:TT 25°C→FF -40°C →SS 125°C →SF 25°C→FS 25°C)







iii. Input 給 ina (依序為:TT 25°C→FF -40°C →SS 125°C →SF 25°C→FS 25°C)

