

1001 Microelectronic Circuits I (Final Exam)

date: 2011/01/12 (Thur)

time: 15:30 ~ 17:20

1. For the unloaded MOS amplifier as shown in Fig. 1(a), find

(a) [5%] The dc current of  $Q_1$  and  $Q_2$ .

(b) [5%] The overall gain  $G_v = v_o/v_{sig}$ .

(c) [5%] Please estimate the maximum voltage amplitude of  $v_{sig}$ .

Consider the loaded case as shown in Fig. 1(b), find

(d) [5%] The overall gain  $G_v = v_o/v_{sig}$ .

(e) [5%] Please estimate the maximum voltage amplitude of  $v_{sig}$ .

The circuit parameters are given as:

$V_{CC} = 8V$ ,  $R_{G1} = 550k\Omega$ ,  $R_{G2} = 250k\Omega$ ,  $R_D = 10k\Omega$ ,  $R_L = 20k\Omega$ ,  $R_{sig} = 1k\Omega$ ,

$k_{n1} = 800\mu A/V^2$ ,  $k_{n2} = 3200\mu A/V^2$  and  $V_t = 0.5V$ .




Fig. 1(a)




Fig. 1(b)

2. In Fig. 2, the circuit contains a three-stage BJT amplifier. To simplify calculation, you can neglect base-width modulation and can assume  $C$  is quite large. Note that all BJTs are in forward-active region. You can assume  $V_{BE} = 0.7V$  in this problem.

(a) [7%] Assume  $\beta = \infty$ . Please select  $R_1 \sim R_6$  such that  $I_{C1} = 2mA$ ,  $I_{C2} = 2mA$  and  $I_{C3} = 4mA$ .

Under such case,  $V_2 = 0V$ ,  $V_4 = -4V$  and  $V_5 = 2V$ .

(b) [10%] Now, use  $R_1 \sim R_6$  in (a) and  $\beta_n = 100$  and  $\beta_p = 50$  to recalculate  $V_1 \sim V_6$  and  $I_{C1} \sim I_{C3}$ .

Assume  $R_s = R_L = 1k\Omega$  and  $R_{B1} = 101k\Omega$ .

(c) [7%] Draw the small-signal model for this three-stage amplifier. You need to calculate all  $g_m$  and  $r_\pi$  based on the results in (b).

(d) [6%] Now, derive  $V_{out}/V_i$ .

3. [20%] In Fig. 3, calculate the dc voltages at each node of Q1 and Q2. In addition, also calculate the dc currents flowing through each node of Q1 and Q2. Finally, please give the transconductance and the input resistance at the base of both Q1 and Q2. Please do the iteration if necessary. Assume both of Q1 and Q2 have the same  $\beta=100$ ;  $|V_A|=100V$ ; and the turn on voltage  $V_{BEQ1}=|V_{BEQ2}|=0.7V$ .
4. In Fig. 4, assuming all circuits are properly biased and operate as amplifiers. Denote  $g_{m,p}$  and  $g_{m,n}$  as the trans-conductance of transistors  $M_p$  and  $M_n$ , respectively. Consider the channel-length modulation effect in the following circuit analysis.
- (a) [3%] What is the amplifier topology (common-source, common-gate, common-drain, etc.) for circuit (a)?
- (b) [6%] Derive the small-signal gain expression ( $V_{out}/V_{in}$ ) for circuit (a).
- (c) [8%] In circuit (b), a very large resistor  $R_G$  is added. What is the operation region of transistor  $M_n$ ? Derive the small-signal gain expression ( $V_{out}/V_{in}$ ) for circuit (b)
- (d) [8%] In circuit (c), in addition to the large  $R_G$ , a very large capacitor  $C_G$  is added. What is the operation region of transistor  $M_n$  now? Derive the small-signal gain expression ( $V_{out}/V_{in}$ ) for circuit (c)




Fig. 2




Fig. 3




Fig. 4