Switching Circuits & Logic Design, Fall 2010

Final Examination (01/14/2011, 3:30pm~5:20pm)

Problem 1: (20 points)

Consider the S-R FF implemented by two S-R latches as shown in Fig. 1.

- **A.** (10 points) Please complete P and Q values in the timing diagram (Initial values: P=1 and Q=0 at t=0).
- **B.** (10 points) Please identify fault output(s) (if any) and how to remove the fault output(s)?





Fig. 1 SR FF implemented by two SR latches and the timing diagram.

Problem 2: (20 points)

A counter has one control pin, U. The counting sequences are as follows:




A. (10 points) Please complete the following State table and Excitation table by using an S-R flip-flop for A and a J-K flip-flop for B:

(Please write your answer with the same form as the following table)

	U=0		U=1		U=0		U=1		U=0		U=1	
AB	\mathbf{A}^{+}	\mathbf{B}^{+}	\mathbf{A}^{+}	\mathbf{B}^{+}	S_A	R_A	S_A	R_A	J_{B}	K _B	J_{B}	K _B
00												
01												
11												
10												

- **B.** (5 points) Realize the counter with one positive-edge triggered S-R flip-flop, one positive-edge triggered J-K flip-flop, and basic logic gates (AND, OR, NOT).
- **C.** (5 points) Modify the circuit you designed to have a new control pin Load (**Ld**) which function is described in the following table.



Problem 3: (20 points)

The following block diagram (Fig 3) shows how a ROM and two D flip-flops are connected to realize the state transitions listed in Table 1. Let S_0 =00, S_1 =01, S_2 =10, and S_3 =11. Specify the ROM contents by filling up the binary numbers in Table 2 (where ? = 1 or 0).

Present	Nex	t Stat	e	Present Output (Z_1Z_2)				
State	$X_1 X_2 = 00$	01	10	11	$X_1X_2=00$	01	10	11
So	S ₃	S	St	S ₀	00	10	11	01
S ₁	S ₀	S,	S_2	S ₃	10	10	11	11
S ₂	S ₃	S_0	S_1	St	00	10	11	01
S ₃	S ₂	S_2	S_1	So	00	00	01	01

Table 1.




Fig 3.

X_1	X_2	Q_1	Q_2	Q ₁ +	Q ₂ +	Z_1	Z ₂
0	0	0	0	?	?	?	?
0	0	0	1	?		?	?
0	0	1	0	?	?	?	?
0	0	1	1	?	?		?
0	1	0	0	?	?	?
0	1	0	1	?	?	?	?
0	1	1	0	?	?	?	?
0	1	1	1	?	?	?	?
1	0	0	0	?	?		?
1	0	0	1	?	?	; ;	?
1	0	1	0	?	?	?	?
1	0	1	1	?	?	?	?
1	1	0	0	?	?	?
1	1	0	1	?	?	?	?
1 1 1	1	1	0			?	<pre>5</pre>
1	1	1	1	?	?	?	?

Table 2. Assign binary numbers for the ROM contents (where ? = 0 or 1)

Problem 4: (20 points)

The (8,4,-2,-1) BCD code is similar to the 8-4-2-1 BCD code, except that the weights are negative for the two least significant bit positions. For example, 0111 in (8, 4,-2,-1) code represents: $8\times0 + 4\times1 + (-2)\times1 + (-1)\times1 = 1$.

Design a Mealy sequential circuit to convert (8,4,-2,-1) code to 8-4-2-1 code. The input and output should be serial with the least significant bit (LSB) first. The input \mathbf{X} represents an (8,4,-2,-1) coded decimal digit, and the output \mathbf{Z} represents the

corresponding 8-4-2-1 BCD code. After four time steps, the sequential circuit should be RESET to the starting state regardless of the input sequence.

Answer the following three questions.

- **A.** (5 points) Fill up the ? in the conversion table (Table 3) with 1 or 0.
- **B.** (5 points) Fill up the ? in State Table (Table 4) with *state notations* or *a don't care state* (*d*). You must use a '*d*' in your answer if the *Next State* is *don't care* as specified and/or indicated in Table 3.
- C. (5 points) Fill up the # in State Table (Table 4) with 0, 1 or d (don't care). You must use a 'd' in your answer if the *Present Output* is don't care as specified and/or indicated in Table 3.
- **D.** (5 points) Write down the sets of equivalent states in $\mathbf{t_2}$ and $\mathbf{t_3}$ in the State Table (Table 4). For example, write down your answer as H = I = J, M = N = P, ...

.,	,	50 11 J 0 651 66115		- 0,				
Z	State table for code converter							
Output (8,4,2,1)		Input Sequence Received	Present	Next State	Present			
$\frac{t_3 t_2 t_1 t_0}{2 2 2 2 2}$	Time	(Least Significant Bit First)	State	X=0 1	Output (Z) X=0 1			
d d d d	t_0	Reset	A	ВС	# #			
d d d d	t1	0	В	D F	# #			
d d d d		1	С	E G	# #			
? ? ? ?		00	D	? ?	# #			
? ? ? ?	t ₂	01	Е	? ?	# #			
? ? ? ?	-	10			# #			
? ? ? ?		11	G	? ?	# #			
? ? ? ?		000	Н	? ?	# #			
? ? ? ?		001	I	? ?	# #			
7 7 7 7					# #			
	t ₃				# #			
					# #			
					# #			
d d d d					# #			
d d d d		111	P	? ?	# #			
????			N	<i>I</i> , <i>N</i> , <i>P</i> , <i>A</i> ,	# = 0, 1, d			
	Z Output (8,4,2,1) t ₃ t ₂ t ₁ t ₀ ? ? ? ? d d d d d d d d d d d d ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? d d d d d d d d d	$ \begin{array}{c} Z \\ \text{Output} \\ (8,4,2,1) \\ \hline t_3 \ t_2 \ t_1 \ t_0 \\ \hline ? \ ? \ ? \ ? \\ \text{d} \ d \ d \ d \\ \text{d} \ d \ d \ d \\ \text{d} \ d \ d \ d \\ ? \ ? \ ? \ ? \\ ? \ ? \ ? \ ? \\ ? \ ? \$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			


Table 3 Conversion table from (8,4,-2,-1) code to 8-4-2-1 code

*d(don' t care)*Table 4 State Table for the (8,4,-2,-1) to 8-4-2-1 code conversion

Problem 5: (25 points)

(Ch.14, Sequence Detector) You are asked to design a Sequence Detector with the following state graph, where the double-circle state represents a *detected state*(here, it is q_0). This detector has two inputs (input sequence X and flag F) and one output (detected signal D). Assume we always start from state q_0 . If and only if the read-in data x in the input sequence X reaches the *detected state* (here, it is q_0) and no more data in the sequence (expressed by an **ending symbol** of ϵ), we will stop reading

and output a logic "1" to the detected signal D. Otherwise we will continue our detection process until the end of input sequence. To simplify the design, we assume that when we read in the **ending symbol** ε , we will have the flag F=1, otherwise F=0 (that is, you need not to design this part of circuit).



For example, when we apply an input sequence $X=1010\varepsilon$ to the Detector, we have:

 $X = 1010\epsilon$

 $Z = 0\ 0\ 0\ 1\ 1$ (note: the function of Z will be given in Part C, basically $D = F \cdot Z$)

 $F = 0 \ 0 \ 0 \ 0 \ 1$

 $D = 0 \ 0 \ 0 \ 1$

When we apply an input sequence $X=10010110\varepsilon$, we have:

 $X = 10010110\epsilon$

 $Z = 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$

F = 0 0 0 0 0 0 0 0 1

 $D = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1$

- **A.** (5 points) What sequence of input (note: most significant bit first) will be detected by this Detector (multiple choices)?
 - (1) 101011ϵ ; (2) 101111ϵ ; (3) 010001ϵ ; (4) 100110ϵ ; (5) 010100ϵ .
- **B.** (5 points) What is the function of this Detector (multiple choices)?
 - (1) Detect an even number of consecutive 1's;
 - (2) Detect an odd number of 1's;
 - (3) Detect an even number of consecutive 0's;
 - (4) Detect an odd number of 0's;
 - (5) Detect both an even number of 1's and an even number of 0's.
- **C.** (10 points) Given the above state graph, try to design a Mealy finite state machine that reads in an Input x from the input sequence X and generates an

Output Z. And Z=1 indicates that we are entering the accepted state q_0 in the next state or we stop at the state q_0 . Write down all the Next State functions δ of this machine (Hint: $\delta(q_0,0)=q_2,\ldots$). Complete the following state table for this Mealy machine.

Present State (PS)	Ne	xt State	(NS)	Output Z		
	x =0	x =1	х= ε	x =0	x =1	х =ε
q_0	q_2					
q_1						
q_2						
q_3						

D. (Bonus 5 points) How do you design this Sequence Detector from the table obtained in Part C by using T flip-flops and other necessary logic gates? (Hint: We need more than one bit to encode x; D is a function of F and Z, i.e., D = F·Z)

Bonus: (5 points)

The following code is a sample of Verilog module. Please find out the **five** errors and **correct** them.

```
\label{eq:module my_module out_display, in_data} $$ input in_data; $$ or o1( w1[0] , in_data[0] , in_data[1] ); $$ or o2( w1[1] , in_data[2] , in_data[3] ); $$ and a1( out_display , w1[0] , w1[1] ); $$
```