

Content:

Exercise 1: Construct a 4x16 decoder from 2x4 decoders only.

Exercise 2: Construct a 8x1 multiplexer from 4x1 multiplexers and one 2x1 multiplexer only.


Exercise 3 - Hands on: Implement a full adder using suitable NAND decoder only.




Exercise 1: Construct a 4x16 decoder from 2x4 decoders only.

4x16 Decoder:

A	В	С	D	10	I1	I2	I 3	I4	I 5	I6	I7	I8	I9	I10	I
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	








Construct a 8x1 multiplexer from 4x1 multiplexers and one 2x1 multiplexer only.

Solution:






Exercise 3 - Hands on: Implement a full adder using suitable NAND decoder only.

Hint(s):

1- Full Adder Design:



2- Full Adder Truth Table:

A	В	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Verilog + ZYBO Z7 board Help:

- Check this link for Verilog syntax:
 https://www.nandland.com/verilog/tutorials/index.html
- Check this link for ZYBO Z7 board info.: https://digilent.com/reference/programmable-logic/zybo/start

If you need any help regarding anything about the course, ask:

- Engr. Ahmad M. Abdel-Hafeez: akassem@nu.edu.eg
- Engr. Mohammad Rady: mrady@nu.edu.eg