
# Abusing hardware for fun and profit

# Agenda

Cache-based Covert channels w/ demo
Spectre and Meltdown from covert channels


# Process isolation + OS (CS 423)




### Programs run on processors


Cache = on-chip memory, faster to access that

Processor that OS would have you see ...



OS swaps work on/off







NVMs)

### Hardware Covert Channels

Talk to your friends without the OS's help or knowledge
No header files → no socket/etc, no OS-sanctioned communication



L3 cache shared by all processes running on system!



DRAM (and/or: stacked DRAM, HMC, NVMs)

# Which set? 2 or more L<sub>i+1</sub> cache sets statically map to

#### Processor caches

<u>Which way?</u>

Determined by replacement policy.

tivation

Programs have locality

ck placement/replacement policies

us where blocks can live and when


e-facing API: Read(addr)

Write(addr, word)

kend API: Evict(addr)

Fill(addr, line)


L2 cache







Two processes can agree on "dead drops" on the processor hardware, to pass information under the OS's nose



# We made a virtual "wire", now what?

Remember TCP?

Virtual wire + de-noising +

re-transmission +

wrapper API

=

User / Application Firefox browser Application layer HTTP Transport layer TCP Network layer IΡ Link layer Ethernet driver Cache pressure! Hardware layer

Example


# Demo

### Fun! How else can I do this?

Processes share ...
branch predictors, cores,
caches, RNG modules, DRAM, ...

L1 I Cache

L2 Cache



All of which can (and have) been turned into "virtual wires" And they are pretty fast (~ 1 Mb/sec on the high end)

### Practical uses

- Talk to your friends for fun
- Malware can inter-communicate w/o OS realizing it
- Different VMs sharing the same box on (e.g.) Amazon AWS can talk


#### Side channel attacks

Learn private information about co-resident processes


### Side channel attacks

Shared resource pressure can also lead to side channel attacks E.g., RSA encryption  $msg = Decrypt_{kev}(Encrypt_{kev}(msg))$ 

```
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_1 be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n, \dots, e_n be the bits of e
tet e_n,
```







## ngredients


Cover channel

Speculation


OS mapped to process address space (for Meltdown)

Branch prediction (for Spectre)

## Dut of order, speculative processor core



```
xor sum, 0, 0
 xor d, 0, 0
loop:
 add $t0, d, &P1
  lw P1d, 0($t0)
 add $t0, d, &P2
 lw P2d, 0($t0)
  sub $t0, P1d, P2d
 mul $t0, $t0, $t0
 add sum, sum, $t0
 addi d, d, 1
 ble loop, d, LEN
post:
 blt end, best, sum
 add best, sum, 0
end:
```



OM spec; https://github.com/ccelio/riscv-boom-doc/raw/gh-pages/boom-spec.pdf