
Turn-on performance of reverse blocking IGBT (RB IGBT) and optimization using advanced gate driver



Turn-ON Performance of Reverse Blocking IGBT (RB IGBT) and Optimization Using Advanced Gate Driver

Petar J. Grbović, *Senior Member, IEEE*, François Gruson, Nadir Idir, *Member, IEEE*, and Philippe Le Moigne, *Member, IEEE*

Abstract—Turn-ON performance of a reverse blocking insulated gate bipolar transistor (RB IGBT) is discussed in this paper. The RB IGBT is a specially designed IGBT having ability to sustain blocking voltage of both the polarities. Such a switch shows superior conduction but much worst switching (turn-ON) performances compared to a combination of an ordinary IGBT and blocking diode. Because of that, optimization of the switching performance is a key issue that makes the RB IGB not well accepted in the real applications. In this paper, the RB IGBT turn-ON losses and reverse recovery current are analyzed for different gate driver techniques, and a new gate driver is proposed. Commonly used conventional gate drivers do not have capability for the switching dynamics optimization. In contrast to this, the new proposed gate driver provides robust and simple way to control and optimize the reverse recovery current and turn-ON losses. The collector current slope and reverse recovery current are controlled by the means of the gate emitter voltage control in feedforward manner. In addition, the collector emitter voltage slope is controlled during the voltage falling phase by the means of inherent increase of the gate current. Therefore, the collector emitter voltage tail and the total turn-ON losses are reduced, independently on the reverse recovery current. The proposed gate driver was experimentally verified and the results presented and discussed.

Index Terms—Gate emitter voltage, matrix converter, reverse blocking insulated gate bipolar transistor (RB IGBT) gate driver, reverse recovery current, turn-ON losses.

I. INTRODUCTION

IRECT ac–ac converter, well known as the matrix converter, was introduced in early 1980s [1]. The matrix converter topology that consists of nine bidirectional switches connected in a 3×3 matrix is shown in Fig. 1(a). The bidirectional switches are fully controlled high-speed switches that conduct

Manuscript received April 23, 2009; revised July 17, 2009. Current version published April 9, 2010. This work was supported by MEDEE. MEDEE is co-financed by European Union. Europe is moving in Nord Pas-de-Calais with the European Regional Development Fund (ERDF). Recommended for publication by Associate Editor J. Olorunfemi.

- P. J. Grbović is with the Department of R&D, Schneider Toshiba Inverter Europe, Pacy Sur Eure 27120, France, and also with the Laboratoire d'Électrotechnique et d'Électronique de Puissance de Lille, l'Ecole Centrale de Lille, 59 650 Villeneuve d'Ascq, France (e-mail: pgrbovic@yahoo.com).
- F. Gruson, N. Idir, and P. Le Moigne are with the Laboratory of Electrical Engineering and Power Electronics, Ecole Centrale de Lille, University of Science and Technology of Lille, 59 650 Villeneneuve d'Ascq, France, and also with the Université Lille Nord de France, 59000 Lille, France (e-mail: francois.gruson@eclille.fr; philippe.lemoigne@ec-lille.fr; nadir.idir@univ-lille1.fr).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2009.2031805




Fig. 1. (a) Direct ac–ac converter and (b), (c) realization of the bidirectional switch.

current in both the directions and sustain voltage of both the polarities. The matrix topology had just been a topic for scientific research for years, simply because complexity of realization of the bidirectional switches. In late 1990s, with development of the insulated gate bipolar transistor (IGBT), matrix topology again becomes the focus [2], [3]. Two topologies of bidirectional switch based on back-to-back connected IGBTs with the associated freewheeling diodes are often used, namely common emitter (CE) topology and common collector (CC) topology [3]. The CC switch topology is shown in Fig. 1(b). The main drawback of such a switch arrangement is significant ON-state voltage due to series connection of two devices: a diode and an IGBT. To overcome this issue, a new bidirectional switch so-called RB IGBT has been introduced recently [4]–[11]. The RB IGBT is a specific IGBT having capability to sustain voltage of both the directions. The complete bidirectional switch is arranged as antiparallel connection of two RB IGBTs, as depicted in Fig. 1(c).

Apart from the matrix converter application that we mentioned earlier, the RB IGBT switch is used in other type of power converters such as current source pulsewidth-modulated (PWM) rectifiers and inverters [12]–[15], Z-source current type inverters [16], and ac–dc power supply and lighting ballast converters [17], [18], [28].

The RB IGBT is an IGBT in nonpunch through (NPT) technology having an additional isolation p+ region that makes possible to sustain reverse voltage without degradation of the

reverse leakage current performance [11]. Moreover, the forward ON-state voltage, and therefore conduction losses are quite lower than that of the bidirectional switch made by an ordinary IGBT and external blocking diode [9], [11]. The RB IGBT blocking diode is more or less optimized for low ON-state voltage. Switching performance is however not optimized. Reverse recovery current of the internal diode and turn-ON losses of the associated IGBT are quite greater compared to standard fast freewheel diodes (FWD), particularly in the range of 1200 V [6]. As reported in [9], the RB IGBT diode like turn-OFF reverse recovery current can be several times greater than that of a standard FWD. Reverse recovery current can be reduced by the increase of the gate resistor [6]. Doing this, however, turn-ON losses and the commutation time are increased causing increase of total switching losses and the dead time problem [9], [10].

Conventional gate drivers widely used in such type of power converters are based on pure resistive control of the switch commutation speed. The gate resistance is often selected for the trade-off between turn-ON losses, the reverse recovery current, and electromagnetic interference emissions. However, such a kind of gate driver is not able to fully control the IGBT dynamics, and therefore the turn-ON performance is suboptimal. To reduce the reverse recovery current and turn-ON losses, a passive turn-ON snubber is often used [19]. Passive turn-ON snubber circuit is bulky and therefore the converter cost and size are unacceptable.

Significant work on the IGBT active gate drivers was done in the last decade [20]-[30]. A three-step gate driver has been proposed in [20]. A gate driver based on the gate emitter voltage measurement and the Miller's plateau detection was analyzed and proposed in [21]-[23]. During the first phase of the commutation, the gate emitter capacitance is charged by relatively small current. Once the gate emitter voltage reaches the Miller's plateau, the detection circuit based on phase-locked loop detects the Miller's plateau and injects an additional current in the gate. Thus, the collector emitter voltage tail and switching losses are reduced. Closed-loop regulation of the collector current slope was proposed and analyzed in [24], [25]. The collector current is sensed by a parasitic inductance between the auxiliary emitter and the power emitter. The inductor voltage that is directly proportional to the collector current slope di_C/dt is further used as the regulated variable. Several techniques for additional regulation of the collector emitter voltage slope dv_{CE}/dt were reported in [25]–[28]. Such a technique provides full optimization of the switching performance, minimization of the switching losses, reverse recovery current, and the collector emitter over voltage.

The main drawback of such solutions is the need for accurate and fast detection and regulation of the IGBT variables (currents and voltages). The detection and feedback circuit has to be very fast, with bandwidth of more than 20 MHz, even up to 100 MHz. Also, active circuits used for detection and regulation are sensitive to strong electromagnetic field that is present in the gate driver environment. An additional issue that arises in application of RB IGBT is the fact that the switch current and voltage are bidirectional.

A gate driver with feedforward control of the turn-ON dynamics was presented in [30]. The gate emitter voltage is controlled in feedforward manner. Using this technique, the collector cur-

rent slope can easily be controlled without either active or passive feedback circuit. Hence, magnitude of the reverse recovery current of the associated FWD is controlled too. The collector emitter voltage slope $dv_{\rm CE}/dt$ during the final phase of the commutation is controlled. The total turn-ON losses are reduced independently on the reverse recovery current.

The RB IGBT gate driving techniques have been analyzed in a few recent publications [31]–[36]. Three-step gate-driving method that was presented in [20] has been applied on RB IGBT [32], [35]. Using this technique, it is possible to reduce turn-ON and turn-OFF time and switching losses. Taking into account the fact that commutation process of an ac–ac switching cell is a multistep process, reduction of the switching time is particularly important. The main drawback of the driving techniques presented in [31], [32] is the need for precise timing and positioning of the driving steps.

Turn-ON dynamics of the RB IGBT is analyzed in this paper. It is shown that an ordinary gate driver having the resistive control of commutation dynamics is not able to control reverse recovery current and turn-ON losses independently. As a solution, the feedforward gate driving technique is analyzed and adapted for driving the RB IGBT. The proposed gate driver is experimentally verified, and the results are presented and discussed.

II. RB IGBT TURN-ON BEHAVIOR UNDER AN INDUCTIVE LOAD

A. RB IGBT Structure and Model

An ordinary IGBT of NPT technology is inherently able to sustained blocking voltage of both the polarities. There is, however, an issue of the reverse leakage current that is quite greater than that of the forward leakage current [6]. Hence, to be able to sustain high-reverse blocking voltage at low-leakage current, some modifications on the device structure are mandatory. Three different types are well known: mesa type, double-sided type, and isolation type [11]. The last one will be described hereafter.

Fig. 2(a) shows a cross section of the isolation type RB IGBT. One can note planar gate IGBT structure with an additional vertical p+ isolation region. The isolation region confines the depletion space within the intrinsic region of the device. Such a termination structure guaranties reliable reverse as well as forward blocking capability. The p+n-junction plays a role of the blocking diode that sustains the entire reverse blocking voltage. This diode can be extracted from the model and represented as an external diode connected in series with the MOSFET. Equivalent circuit diagram of the RB IGBT is depicted in Fig. 2(b). Such a simplified model is sufficient for purpose of the switching performance analysis on circuit level.

Here, we have to highlight that the blocking diode does not exist physically in the switch module. That is a port of IGBT anyway. More precisely, the base-emitter junction of the internal p-n-p bipolar junction transistor behaves as a p-n diode. The additional vertical isolation p+ region just extends breakdown voltage of the base-emitter junction and makes it possible to sustain the device rated voltage in the reverse direction.




Fig. 2. (a) Structure of an RB IGBT and (b) an equivalent circuit diagram.




Fig. 3. (a) Commutation leg and (b) its equivalent circuit diagram.

B. Commutation Process With RB IGBT

Circuit diagram of one commutation leg of the matrix converter is depicted in Fig. 3(a). Voltage $V_{\rm IN}$ is the converter input voltage, while the load current is represented as a constant current I_{L0} . The following commutation scenario is considered. The input voltage $V_{\rm IN}$ is positive according to the circuit of




Fig. 4. Commutation waveforms.

Fig. 3(a), and the load current I_{L0} commutes from the switch S1 to the switch S2 and vice verse.

Equivalent circuit diagram of the commutation leg is depicted in Fig. 3 (b). The input voltage supply is modeled as an ideal voltage source $V_{\rm IN}$ with a parasitic resistance $R_{\rm IN}$ and an inductance $L_{\rm IN}$. As mentioned in the previous section, the RB IGBT is modeled by an ordinary IGBT, while the blocking diode is modeled as an external blocking diode that is series connected with the IGBT. The IGBT3 and IGBT4 are permanently switched off, and as that completely neglected in the analysis. The IGBT2 is permanently switched on, and as that modeled as a voltage source $V_{\rm CE2}$. The blocking diode of the RB IGBT S2 is represented by an equivalent freewheel diode D2 that will be denoted as FWD2 in the further text. The IGBT1 is an actively controlled device, and as that represented by a small signal model. The model is composed of the current source i_{C1} and the device parasitic capacitances C_{GC1} , C_{GE1} , and C_{CE1} , [37]–[42]. The RB IGBT module interconnection and the bond wire inductances are denoted by L_{G1} , L_{E1} , and L_{S} . The internal blocking diode D1 is modeled as a constant voltage source V_{D1} .

It will be assumed that the IGBT1 (S1) is off and the FWD2 (S2) is on, conducting the entire load current I_{L0} . Once the turn-ON command $v_{\rm GG}$ is applied, the load current I_{L0} commutes from the FWD2 to the IGBT1. This commutation scenario is well known as a passive turn-OFF commutation (the RB IGBT turns off in diode like manner because the complementary RB IGBT turns on). There is another commutation scenario, a passive turn-ON, wherein the RB IGBT turns on because the complementary RB IGBT turns off [43]. In this paper, we are discussing the passive (diode like) turn-OFF process, and therefore the second scenario (passive turn-ON) will not be considered.

Entire commutation process can be divided into four phases (the phase I–IV) that are explained hereafter. Relevant waveforms are depicted in Fig. 4.

- 1) Phase I: The gate emitter voltage $v_{\rm GE1}$ is equal to the negative gate supply voltage $V_{\rm EE}$. The turn-ON command $v_{\rm GG}$ is applied at the moment t_0 , and the gate emitter voltage $v_{\rm GE1}$ begins to rise. Since the gate emitter voltage is below the threshold voltage $V_{\rm GE(TH)}$, the collector current $i_{\rm C1}$ remains zero. The IGBT input capacitance $C_{\rm ISS1} = C_{\rm GE1} + C_{\rm GC1}$ is assumed to be a constant capacitance. This is reasonable accurate approximation since the Miller's capacitance $C_{\rm GE1}$ is small compared to the gate emitter capacitance $C_{\rm GE1}$. This assumption is valid only if the gate emitter voltage is below the threshold voltage. The gate oxide inversion at negative gate emitter voltage and the effect on the gate emitter capacitance have been neglected too [44].
- 2) Phase II: Phase II begins at the moment t_1 when the gate emitter voltage $v_{\rm GE1}$ reaches the threshold voltage $V_{\rm GE(TH)}$. The internal MOSFET forms the channel and electron current begins to flow. As a result, the collector current i_{C1} begins to rise with a slope di_{C1}/dt . The FWD2 remains forward biased and conducts a part of the load current I_{L0} .

The collector emitter voltage during this phase of the commutation is approximated as

$$v_{\rm CE1} \cong V_{\rm IN} - (L_{E1} + L_S + L_{\rm IN}) \frac{di_{C1}}{dt} = V_{\rm IN} - \Delta V_{\rm IN}$$
 (1)

where the inductances L_{E1} , L_S , and L_{IN} are the module stray inductances and the input filter inductance. The total commutation inductance $(L_{E1}+L_S+L_{IN})$ and fast increase of the collector current generate an initial inductive voltage drop $\Delta V_{\rm IN}$, which may reflect as an equivalent (small signal) negative gate collector capacitance. This negative capacitance phenomenon is caused by rapid decrease in the collector emitter voltage V_{CE1} and the gate collector capacitance C_{GC1} that strongly depends on the gate collector voltage $V_{\rm GC1}$. When the gate collector voltage is decreasing, the gate collector current is normally negative according to Fig. 3(b). However, because the gate collector capacitance is increasing when the gate collector voltage is decreasing $(dC_{GC1}/dV_{GC1} < 0)$, the gate collector current i_{GC1} may turn negative (the equivalent small signal gate collector capacitance turns negative), pumping the gate emitter capacitance. This speeds up the gate emitter voltage and therefore the collector current [42].

As the collector emitter voltage $v_{\rm CE1}$ is high, the internal MOSFET operates in the active region. The IGBT collector current i_{C1} strongly depends on the gate emitter voltage $v_{\rm GE1}$, while the current i_{C1} slightly depends on the collector emitter voltage $v_{\rm CE1}$. To facilitate the analysis, the plasma and space charge reaction time will be neglected. It will be considered that the IGBT operates in quasi-steady state [42]. Hence, the steady-state equations could be used to define the collector current as a function of the gate emitter voltage and the IGBT1 parameters [37] and [39]–[42]. The collector current is approximated as

$$i_{C1} \cong g_m \left(v_{\text{GE1}} - V_{\text{GE(TH)}} \right)$$
 (2)

where $g_m = \frac{\partial i_{C1}}{\partial v_{\text{GE1}}} \Big|_{v_{\text{GE1}} = V_{\text{GE(TH)}}}$ is the IGBT1 forward transconductance.

The load current I_{L0} is constant during a short period of the commutation. Therefore, the FWD2 current falls with the same slope as the collector current rises.

$$\frac{di_{D2}}{dt} = -\frac{di_{C1}}{dt} = -g_m \frac{dv_{GE1}}{dt}.$$
 (3)

The FWD2 current falls to zero and evidently changes its sign due to the stored charge. At the moment t_2 , the FWD2 reverse recovery current reaches its peak $I_{\rm RR2}$, and then the diode starts to recover. Since the collector emitter voltage $v_{\rm CE1}$ remains high and the collector current rises from zero toward the peak $I_{\rm L0} + I_{\rm RR2}$ large amount of energy is dissipated in the device. This is the first part of the turn-ON losses.

3) Phase III: At the moment t_2 , the FWD2 p-n junction has been cleared from the plasma and the diode begins to block. The reverse recovery current falls to zero and the diode voltage builds up. This increase in the diode voltage results in rapid decrease of the collector emitter voltage. The collector current remains constant, supported by the constant load current I_{L0} . As the IGBT1 still operates in the active region, the gate emitter voltage must remain constant at a level that is defined by the collector current and the transconductance g_m (2). This phenomenon is well known as the "Miller's effect" [41], [42]. A small overshoot in the gate emitter voltage, which appears at beginning of the commutation phase III can be simply explained by effect of the reverse recovery current. What is happening is that the collector current decreased due to recovery of the FWD2. As the IGBT1 operates in the active region, the decrease in the collector current is followed by the decrease in the gate emitter voltage.

The gate current i_{G1} discharges the gate collector capacitance C_{GC1} and supports variation in the collector emitter voltage. The collector emitter voltage slope dv_{CE1}/dt can be approximated as

$$\frac{dv_{\text{CE1}}}{dt} \cong -\frac{i_{G1}}{C_{\text{GC1}}} \tag{4}$$

where $C_{\rm GC1}$ is the Miller's capacitance and $i_{\rm G1}$ is the gate current [30]. As the collector current is equal to the load current I_{L0} and the collector emitter voltage decreases toward zero, some amount of energy is dissipated in the IGBT1 and FWD2 chip. This is the second part of the turn-ON losses.

4) Phase IV: Phase IV begins at the moment t_3 when the collector emitter voltage reaches the dynamic saturation voltage, $V_{\rm CED1SAT}$. The IGBT leaves the active region, and the gate emitter voltage therefore increases toward the supply voltage $V_{\rm CC}$. Once the collector emitter voltage drops to its final static saturation level $V_{\rm CE1SAT}$, the commutation is finished.

III. REVERSE RECOVERY CURRENT AND TURN-ON LOSSES

A. Reverse Recovery Current

The reverse recovery current magnitude and shape are a nonlinear function of several parameters: the FWD2 technology, current slope at the zero crossing point, junction temperature, and forward current [42]. The reverse recovery current magnitude can be expressed by a general equation

$$I_{\text{RR2}} = f\left(\frac{di_{D2}}{dt}, I_{D2}, T_j\right)$$

$$= f_1\left(g_m, \frac{dv_{\text{GE1}}}{dt}\right) + f_2\left(I_{D2}, T_j\right)$$
(5)

where the functions f_1 and f_2 are nonlinear functions. I_{RR2} is a strictly positive function of dv_{GE1}/dt , [42], symbolically expressed as

$$\frac{\partial I_{\text{RR2}}}{\partial \left(dv_{\text{GE1}}/dt\right)} = \frac{\partial \left(f_1\left(g_m, \ dv_{\text{GE1}}/dt\right)\right)}{\partial \left(dv_{\text{GE1}}/dt\right)} > 0.$$
 (6)

The gate emitter voltage slope $dv_{\rm GE1}/dt$ depends on the gate driver circuit, more precisely the gate resistance, the gate emitter voltage, and gate emitter capacitance.

B. Turn-ON Losses

In further text, we will use notation turn-ON losses or turn-ON energy $E_{\rm ON1}$. The effects of the commutation inductance $(L_{E1}+L_S+L_{\rm IN})$ on the turn-ON energy will be neglected in the analysis. Total energy dissipated during one commutation crossover time is

$$E_{\text{ON1}} \cong \frac{1}{2} \left(\frac{V_{\text{IN}} \left(I_{L0} + I_{\text{RR2}} \right)^2}{di_{C1}/dt} + \frac{I_{L0} \left(V_{\text{IN}} \right)^2}{|dv_{\text{CE1}}/dt|} \right)$$
 (7)

where $I_{\rm RR2}$ is magnitude of the reverse recovery current. The first part of (7) represents amount of energy being lost during the commutation phase II. The second part of (7) represents the energy being lost during the commutation phase III. For simplicity of the analysis, the residual reverse recovery current $I_{\rm RR2}$ has been neglected in the second part of the total energy calculation (7). Such an approximation is acceptable, if we take into account the fact that an accurate calculation of the losses is not necessary, but just estimation of the losses trend. More accurate calculation of the total turn-ON losses has been discussed in [45].

Inserting (3), (4) and (5) into (7) gives the turn-ON energy E_{ON1} as a function of the gate emitter voltage slope dv_{GE1}/dt , gate current i_{G1} , the input voltage V_{IN} , and the load current I_{L0} .

$$E_{\text{ON1}} \cong \frac{1}{2} \left(\frac{V_{\text{IN}} \left(I_{L0} + f_1 \left(g_m, \ dv_{\text{GE1}} / dt \right) + f_2 \left(I_{D2}, \ T_j \right) \right)^2}{g_m dv_{\text{GE1}} / dt} + \frac{C_{\text{GC1}} I_{L0} V_{\text{IN}}^2}{i_{G1}} \right)$$
(8)

From (8) one can find

$$\begin{split} \frac{\partial E_{\text{ON1}}}{\partial \left(dv_{\text{GE1}}/dt\right)} & \cong \frac{V_{\text{IN}}\left(I_{L0} + I_{\text{RR2}}\right)}{2g_m} \\ & \times \left(2\left(dv_{\text{GE1}}/dt\right) \frac{\partial f_1\left(g_m, \ dv_{\text{GE1}}/dt\right)}{\partial \left(dv_{\text{GE1}}/dt\right)} \right. \\ & \left. - \left(I_{L0} + \underbrace{f_1(g_m, \ dv_{\text{GE1}}/dt) + f_2(I_{D2}, \ T_j)}\right)\right). \end{split}$$

When the load (commutation) current I_{L0} is small, reverse recovery current I_{RR2} may dominate the losses (8). More precisely, the first derivative of reverse recovery current with respect to dv_{GE1}/dt may dominate in (9a) and therefore (9a) will be positive,

$$\frac{\partial E_{\text{ON1}}}{\partial \left(dv_{\text{GE1}}/dt\right)} > 0. \tag{9b}$$

When the load current is high, especially in case of well designed FWD, reverse recovery current $I_{\rm RR2}$ and its first derivative with respect to $dv_{\rm GE1}/dt$ do not have significant portion in (9a), and therefore (9a) is negative. This is a case we will consider in the further analysis.

$$\frac{\partial E_{\text{ONI}}}{\partial \left(dv_{\text{GE1}}/dt\right)} < 0. \tag{9c}$$

As observed from (6) and (9c), both the reverse recovery current and the turn-ON losses depend on $dv_{\rm GE1}/dt$. The higher $dv_{\rm GE1}/dt$ the higher reverse recovery current and the lower turn-ON losses.

The gate current i_{G1} discharges the collector gate capacitance $C_{\rm GC1}$ during the phase III (collector emitter voltage fall phase). This current affects only the collector emitter voltage slope $dv_{\rm CE1}/dt$ and as that it affects the turn-ON losses, but does not affect the reverse recovery current. The higher the gate current the lower the turn-ON losses and vice verse, symbolically expressed

$$\frac{\partial I_{\text{RR2}}}{\partial i_{G1}} = 0, \qquad \frac{\partial E_{\text{ON1}}}{\partial i_{G1}} < 0.$$
 (10)

From (9) and (10), one can conclude that independent control of the gate emitter voltage slope $dv_{\rm GE1}/dt$ and gate current i_{G1} is essential for optimization of the commutation dynamics and minimization of the reverse recovery current and turn-ON losses. The gate voltage slope $dv_{\rm GE1}/dt$ controls the dynamics during phase II (the collector current rising phase) and therefore controls the reverse recovery current as consequence. The gate current i_{G1} controls the dynamics and turn-ON losses in phase III.

C. Conventional Gate Driving Technique

Circuit diagram of a conventional gate driver is depicted in Fig. 5(a). The driver consist of gate resistors: turn-ON resistor R_{G_ON} and turn-OFF resistor R_{G_OFF} , low-impedance output amplifier composed of transistors Q1 and Q2, a control unit that drives the transistors, and the gate driver power supply $V_{\rm CC}$ (usually 15 V), and $V_{\rm EE}$ (usually -5 to -15 V). The gate resistors are utilized to limit the gate current and adjust commutation dynamics of the RB IGBT. At the moment t_0 , the transistor Q2turns on. The input gate capacitance C_{GE1} is charged by the positive supply voltage $V_{\rm CC}$ via the resistor $R_{G_{-\rm ON}}$. The gate emitter voltage $v_{\rm GE1}$ increases from the initial negative voltage $V_{\rm EE}$ toward the positive gate supply voltage $V_{\rm CC}$. To compute the collector current slope, the equivalent circuit diagram of Fig. 3(b) and quasi-steady-state model (2) will be used. The voltage designated as $v_{\rm GE1}$ is voltage across the gate emitter connection on the chip. In a real RB IGBT module; however,




Fig. 5. Gate driver state of the art: (a) circuit diagram and (b) waveforms.

there is a parasitic inductance L_{E1} between the auxiliary emitter and the emitter connection on the chip level, Fig. 3(b). It is mostly the inductance of the bond wires between the chip metallization and the substrate connection, and substrate connection itself. Hence, the internal gate emitter voltage $v_{\rm GE1}$ may significantly differ from the module gate voltage $v_{\rm GE1(EXT)}$.

The internal gate emitter voltage $v_{\rm GE1}$ can be approximated as an exponential function with the time constant $T_{\rm GE}$ [30]

$$T_{\rm GE} = R_{G_{\rm ON}}C_{\rm GE} + g_m L_{E1}. \tag{11}$$

The gate emitter voltage slope at the moment when the FWD2 current crossing zero is

$$\left. \frac{dv_{\text{GE1}}}{dt} \right|_{I_C = I_{L0}} = \frac{V_{\text{CC}} - V_{\text{GE(TH)}} - I_{L0}/g_m}{R_{G_\text{ON}}C_{\text{GE}} + g_m L_{E1}}.$$
 (12)

The gate current during a fall phase of the collector emitter voltage is

$$i_{G1} \cong \frac{V_{\rm CC} - V_{\rm GE(TH)} - I_{L0}/g_m}{R_{G_{\rm ON}}}.$$
 (13)

The gate driver with resistive control has only one adjustable parameter, the gate resistance $R_{G_{\rm ON}}$. As observed from (12) and (13), both the gate emitter voltage slope $dv_{\rm GE1}/dt$ and the gate current i_{G1} depend on the gate resistance $R_{G_{\rm ON}}$. Hence, one can conclude that separate control of the collector current slope and the collector emitter voltage slope is not achievable. As a consequence, both the reverse recovery current and turn-ON




Fig. 6. Proposed gate driver: (a) circuit diagram and (b) waveforms.

losses depend on the gate resistor R_{G_ON} ,

$$\frac{\partial I_{\text{RR2}}}{\partial (R_{G,\text{ON}})} < 0, \qquad \frac{\partial E_{\text{ON1}}}{\partial (R_{G,\text{ON}})} > 0.$$
 (14)

The gate resistor is normally selected for the tradeoff between reverse recovery current and turn-ON losses. The selected gate resistor, however, does not provide optimization of the IGBT dynamics and minimization of the reverse recovery current and turn-ON switching losses.

IV. PROPOSED FEEDFORWARD CONTROL

As mentioned, full optimization of the turn-ON performance requires independent control of the gate emitter voltage slope $dv_{\rm GE1}/dt$ during the commutation phase II (the current rise phase), and the gate current i_{G1} during the commutation phase III (the collector emitter voltage fall phase). A feedforward gate driver having these features has been proposed and applied on ordinary IGBT/FWD inverter [30]. Fig. 6(a) illustrates basic principle of the proposed gate driver, while Fig. 6(b) shows the most important waveforms.

The gate driver consists of a gate voltage shape generator with output amplifier composed of transistors Q1 and Q2, and a damping gate resistor R_G . The gate voltage shape generator provides a reference voltage $v_{\rm REF}$ that has approximately constant slope $dv_{\rm REF}/dt$. Slope of the reference voltage $v_{\rm REF}$ is adjusted according to the required slope of the gate

emitter voltage $dv_{\rm GE1}/dt$ and collector current di_{C1}/dt , (3). More detailed description of the gate voltage shape generator is given at the end of this section. The gate resistor R_G is a damping resistor used to prevent oscillations and instability of the gate emitter voltage due to the gate inductance and the gate emitter capacitance. The resistance is selected for reasonable damping, usually $\xi_G = 0.7 - 0.9$.

$$R_G \ge 2\xi_G \sqrt{L_{G1}/C_{\text{GE1}}} \tag{15}$$

where ξ_G is the $R_G L_{G1} C_{\text{GE1}}$ circuit damping factor. The inductance L_{G1} is the gate circuit inductance, including internal and external inductances. The capacitance C_{GE1} is the gate emitter capacitance that is considered as a constant capacitance.

The gate resistor R_G (15) is quite smaller than the resistor recommended by the RB IGBT manufacture. Therefore, the gate circuit time constant is negligible compared to rise time $T_{\rm RFR}$ of the reference gate voltage.

$$R_G C_{\rm GE} \ll T_{\rm RFR} \cong \frac{V_{\rm CC} + |V_{\rm EE}|}{dv_{\rm REF}/dt}.$$
 (16)

At the moment t_0 , the gate command $v_{\rm GG}$ is applied and the reference voltage $v_{\rm REF}$ begins to rise toward the voltage $V_{\rm CC}$. The gate input capacitance $C_{\rm ISS1} = C_{\rm GE1} + C_{\rm GC1}$ is charged and the gate emitter voltage $v_{\rm GE1}$ follows the reference voltage with slight delay. The gate emitter voltage reaches the threshold voltage $V_{\rm GE(TH)}$ at the moment t_1 and the IGBT begins turning on.

The gate emitter voltage slope $dv_{\rm GE1}/dt$ can be defined from the equivalent circuit of Fig. 3(b), the quasi-steady-state model given in (2) and assumption (16), as

$$\frac{dv_{\text{GE1}}}{dt} \cong \frac{dv_{\text{REF}}}{dt} \bigg|_{C} \left(1 - e^{-\frac{t-t_1}{g_m L_{E1}}}\right). \tag{17}$$

It is evident from (17) that the $dv_{\rm GE1}/dt$ is independent of the gate resistor R_G

$$\frac{\partial \left(dv_{\rm GE1}/dt\right)}{\partial R_G} = 0. \tag{18}$$

The gate emitter voltage $v_{\rm GE1}$ reaches the Miller's plateau at the moment t_2 and then remains constant. The reference voltage $v_{\rm REF}$, however, continues to rise up toward the positive supply voltage $V_{\rm CC}$. The difference between the reference voltage and the gate emitter voltage is a voltage drop on the gate resistor R_G . The gate current is computed as

$$i_{G1} \cong \frac{V_{\rm CC} - V_{\rm GE(TH)} - I_{L0}/g_m}{R_C}$$
 (19)

As mentioned, the gate resistor R_G is small, and therefore the gate current (19) is quite high. The higher gate current discharges the collector capacitor $C_{\rm GC1}$ quicker. As a result, duration of the Miller's plateau and the collector emitter voltage tail are reduced.

It is obvious from (6), (8), and (17)–(19) that the reverse recovery current $I_{\rm RR2}$ and turn-ON losses $E_{\rm ON1}$ could be controlled independently by the control of the gate emitter voltage slope

and the gate damping resistor R_G

$$\frac{\partial I_{\text{RR2}}}{\partial (R_G)} = 0, \qquad \frac{\partial E_{\text{ON1}}}{\partial (R_G)} > 0$$
 (20)

$$\frac{\partial I_{\mathrm{RR2}}}{\partial \left(dv_{\mathrm{GE1}}/dt\right)} > 0, \qquad \frac{\partial E_{\mathrm{ON1}}}{\partial \left(dv_{\mathrm{GE1}}/dt\right)} < 0.$$
 (21)

A. Gate Voltage Shape Generator

The core of the proposed gate driver is a gate voltage shape generator that provides a reference gate voltage $v_{\rm REF}$ with slope $dv_{\rm REF}/dt$ and magnitude $V_{\rm CC}$. The shape generator is based on a passive RLC circuit and an output amplifier Q1 Q2 in the emitter-follower topology. The RLC circuit is slightly damped, with the damping factor of $\zeta=0.2$ –0.5. Low damping factor ensures that the reference gate voltage has practically constant slope when the reference voltage traverse the range of interest $(V_{\rm GE(TH)}-V_{\rm CC})$. However, due to insufficient damping, the reference gate voltage $v_{\rm REF}$ has tendency for an overshoot of 20%–50%. To limit the overshoot on 5%–10% and prevent possible damage of the buffer transistor Q2, the clamping zener diode D_Z is used. The output stage Q1 Q2 plays a role of the voltage follower that ensures decoupling between the gate voltage shape generator (RLC) and the RB IGBT gate.

The natural frequency of the *RLC* circuit ω_N could be computed for the desired parameters as

$$(dv_{\text{REF}}/dt)$$

$$= 1.05 \frac{\sqrt{1-\xi^2} \exp\left(\arctan\left(\frac{\sqrt{1-\xi^2}}{\xi}\right) \xi / \sqrt{1-\xi^2}\right)}{(V_{\text{CC}} + |V_{\text{EE}}|) \sin\left(\arctan\left(\frac{\sqrt{1-\xi^2}}{\xi}\right)\right)}$$
(22)

where ζ is the *RLC* circuit damping factor.

 ω_N

Equation (22) is obtained by solving a second-order differential equation that describes RLC circuit of Fig. 6(a). The coefficient 1.05 takes into account the fact that the slope is not constant, but varies roughly within +/-5% around the average value (for the reference voltage in the range of 5–15 V). Detailed analysis and some design guidelines for the *RLC* circuit are given in [30].

V. EXPERIMENTAL RESULTS

The experimental results are presented for a RB IGBT module driven by a conventional (standard) gate driver and the proposed gate driver. The RB IGBT used in the tests is a matrix converter module rated at 1200 V and 100 A. The module is composed of 18 identical RB IGBT. In the tests, we used two sets of switches that were connected as a switching cell. Circuit diagram of the test setup is depicted in Fig. 7. The turn-ON performance for different driving conditions were measured, analyzed, and compared. The collector emitter voltage $v_{\rm CE1}$ was measured with a calibrated passive high-voltage probe, with sufficient bandwidth of 400 MHz. The collector current i_{C1} was measured by a Pearson Current Monitor 9850 and a custom designed bus bar. The collector emitter voltage and collector current were




Fig. 7. Experimental setup.




Fig. 8. Waveforms (a) when a conventional gate driver with $R_{G_{\rm ON}}=22~\Omega$ is used and (b) when the feedforward gate driver with $C=22~{\rm nF}, R_G=1.2~\Omega$ is used.

recorded and turn-ON losses computed. The tests were done at the junction temperature of 125 $^{\circ}$ C. The input voltage was 600 V and the load current 100 A.

Fig. 8 shows turn-ON waveforms of the collector emitter and gate emitter voltage and collector current of the RB IGBT driven by the conventional gate driver and the proposed gate driver. The parameters of the gate drivers were adjusted to obtain similar magnitude of the reverse recovery current in both the cases. Turn-ON gate resistor of the standard gate driver was $22\ \Omega$.




Fig. 9. Comparison of voltage and current (a) when different gate resistance $R_{G_ON}=10$ –33 Ω and (b) when feedforward gate driver with C=10–33 nF, $R_G=1.2~\Omega$.

Fig. 9(a) shows the collector emitter voltage and collector current waveforms for different turn-ON gate resistor, of 10 and 33 Ω . It is clearly noticeable that the gate resistor simultaneously affects both the dic/dt and $dv_{\rm CE}/dt$. In contrast to this, as shown in Fig. 9(b), the proposed gate driver controls dic/dt independently on the $dv_{\rm CE}/dt$. It could be observed that the $dv_{\rm CE}/dt$ is practically constant for the different dic/dt. The current slope was indirectly controlled by the slope of the gate emitter voltage that was adjusted by the capacitor C (the gate voltage shape generator, Fig. 6). The capacitor C was set at two values, 10 and 33 nF.

Fig. 10 compares turn-ON losses versus reverse recovery current for the conventional and the proposed gate driver. As observed from the graph, turn-ON losses of the RB IGBT driven by the proposed gate driver are significantly lower compared to the losses when the conventional gate driver is used. The difference varies from 10% to 30%, depending on the reverse recovery current.

Turn-ON losses and reverse recovery current as functions of the gate resistance $R_{G_{ON}}$ are plotted in Fig. 11. The gate resistance takes value from 10 to 33 Ω . This graph confirms that both the turn-ON loses and reverse recovery current depend on the gate resistance.

Reverse recovery current and turn-ON losses as functions of the feedforward gate driver parameters are plotted in Fig. 12. The graph for $R_G = 1.2 \Omega$ and the capacitor in range C = 10–33 nF is depicted in Fig. 12(a). The graph in Fig. 12(b) depicts




Fig. 10. Turn-ON losses versus reverse recovery current when a conventional and the feedforward gate driver are used.




Fig. 11. Turn-ON losses and reverse recovery current versus gate resistance when a conventional gate driver is used.




Fig. 12. Turn-ON losses and reverse recovery when the feedforward gate driver is used. (a) Gate resistor is $R_G=1.2~\Omega$ and the capacitor C is varying and (b) capacitor is $C=25~\mathrm{nF}$ and the gate resistor is varying.

the reverse recovery current and turn-ON losses versus the gate damping resistor in range $R_G = 0.5$ –4.7 Ω , and the capacitor is fixed at C = 25 nF. As noted from Fig. 12(b), turn-ON losses increase with the resistance, while the reverse recovery current is more or less constant. These results confirm theoretical analysis given in Section IV (20), (21).




Fig. 13. Gate emitter voltage and gate current (a) when the RB IGBT is driven by a conventional gate driver with $R_{G_oN}=22~\Omega$ and (b) the feedforward gate driver with $C=22~\mathrm{nF}$ and $R_G=1.2~\Omega$.

Fig. 13 shows waveforms of the gate emitter voltage and gate current when the RB IGBT is driven by the conventional and the proposed gate driver. Fig. 13(a) shows waveforms when a conventional gate driver is used. As noted, the gate current has an initial peak at the beginning of the commutation, while in the second part of the commutation the current is low. The Miller's plateau (time of approximately $1.2~\mu s$) is clearly visible. In contrast to this, when the proposed gate driver is used, the gate current exhibits two peaks, Fig. 13(b). The lower peak appears at the beginning of the commutation, while the collector current increases. The second peak with quite greater magnitude corresponds to the Miller's plateau. It is noticeable that the Miller's plateau duration is significantly reduced compared to the previous one (0.25 compared of 1.2 μs).

VI. CONCLUSION

This paper presented a novel RB IGBT gate driver having capability to control turn-ON dic/dt and $dv_{\rm CE}/dt$ independently. The turn-ON losses and reverse recovery current for the conventional and the proposed driving technique have been analyzed and compared. An experimental setup had been made and several tests were carried out in order to verify the proposed gate driving technique and compare it with the conventional gate driving technique. The turn-ON losses and reverse recovery current were measured and compared. The clear advantage of the proposed gate driver is the reduction of the turn-ON losses and reverse recovery current. For the RB IGBT tested, the turn-ON

losses are 10%–30% lower compared to the conventional gate driver, depending on the reverse recovery current.

The most important features of the proposed gate driver could be summarized in the following.

- 1) The collector current slope di_C/dt is controlled by the slope of the gate voltage $dv_{\rm GE}/dt$. Consequently, the reverse recovery current is controlled by di_C/dt control.
- 2) The collector emitter voltage slope $dv_{\rm CE}/dt$ and the Miller's time are controlled independently from the collector current slope by means of inherent injection of the gate current i_G during the collector emitter fall phase.
- 3) Independent control of these two allows minimization of the reverse recovery current and total turn-ON losses.
- 4) The proposed solution does not require active or passive feedback and current measurement circuits. It makes the gate driver more robust and reliable. This is of particular importance if we take into account the fact that the gate driver operates in environment of strong electromagnetic filed that is present in the power converter.

REFERENCES

- M. Venturini, "A new sine wave in, sine wave out, conversion technique eliminates reactive elements," in *Proc. Powercon* 7, San Diego, CA, 1980, pp. E3-1–E3-15.
- [2] P. W. Wheeler, J. Rodríguez, J. C. Clare, L. Empringham, and A. Weinstein, "Matrix converters: A technology review," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 276–288, Apr. 2002.
- [3] C. Klumpner, P. Nielsen, I. Boldea, and Frede Blaabjerg, "New solutions for a low-cost power electronic building block for matrix converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 336–344, Apr. 2002.
- [4] S. Bernet, T. Matsuo, and T. A. Lipo, "A matrix converter using reverse blocking NPN-IGBT's and optimized pulse patterns," in *Proc. IEEE-PESC1996*, vol. 1, pp. 107–113.
- [5] O. Simon, J. Mahlein, M. N. Muenzer, and M. Bruckmann, "Modern solutions for industrial matrix-converter applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 401–406, Apr. 2002.
- [6] H. Takahashi, M. Kaneda, and T. Minato, "1200V class reverse blocking IGBT (RB-IGBT) for AC matrix converter," in *Proc. Int. Symp. Power Semicond. Devices ICs, Kitakyushu* 2004, pp. 121–124.
- [7] E. R. Motto, J. F. Donlon, M. Tabata, H. Takahashi, Y. Yu, and G. Majumdar, "Application characteristics of an experimental RB-IGBT (reverse blocking IGBT) module," in *Proc. Ind. Appl. Conf.*, Oct. 3–7, 2004, vol. 3, pp. 1540–1544.
- [8] J. Itoh, I. Sato, A. Odaka, H. Ohguchi, H. Kodachi, and N. Eguchi, "A novel approach to practical matrix converter motor drive system with reverse blocking IGBT," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1356–1363, Nov. 2005.
- [9] C. Klumpner and F. Blaabjerg, "Using reverse-blocking IGBTs in power converters for adjustable-speed drives," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 807–816, May/Jun. 2006.
- [10] P. W. Wheeler, J. Clare, and L. Empringham, "Enhancement of matrix converter output waveform quality using minimized commutation times," *IEEE Trans. Ind. Electron.*, vol. 51, no. 1, pp. 240–244, Feb. 2004.
- [11] M. Takei, T. Naito, and K. Ueno, "Reverse blocking IGBT for matrix converter with ultra-thin wafer technology," *IEE Proc. Circuits Devices Syst.*, vol. 151, no. 3, pp. 243–247, Jun. 2004.
- [12] M. Salo and H. Tuusa, "A vector controlled current-source PWM rectifier with a novel current damping method," *IEEE Trans. Power Electron.*, vol. 15, no. 3, pp. 464–470, May 2000.
- [13] M. Routimo, M. Salo, and H. Tuusa, "Comparison of voltage-source and current-source shunt active power filters," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 636–643, Mar. 2007.
- [14] L. S. Yang, T. J. Liang, and J. F. Chen, "Analysis and design of a novel tree phase ac-dc buck-boost converter," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 707–714, Mar. 2008.
- [15] Y. Chen and K. Smedley, "Three-phase boost-type grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2301–2309, Sep. 2008.

- [16] P. C. Loh, D. M. Vilathgamuwa, C. J. Gajanayake, L. T. Wong, and C. P. Ang, "Z-source current-type inverters: Digital modulation and logic implementation," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 169–177, Jan. 2007.
- [17] S. Ratanapanachote, H. J. Cha, and P. N. Enjeti, "A digitally controlled switch mode power supply based on matrix converter," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 124–130, Jan. 2006.
- [18] M. Sabahi, S. H. Hosseini, M. B. B. Saharifain, A. Y. Goharrizi, and G. B. Gharehpetian, "A three phase dimmable lighting system using a bidirectional power electronics transformer," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 830–837, Mar. 2009.
- [19] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Cost-effective boost converter with reverse-recovery reduction and power factor correction," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 471–473, Jan. 2008.
- [20] V. John, B. S. Suh, and T. A. Lipo, "High performance active drive for high power IGBTs," *IEEE Trans. Ind. Appl.*, vol. 35, no. 5, pp. 1108–1117, Sep./Oct. 1999.
- [21] C. Licitra, S. Musueci, A. Racati, A. Galluzzo, R. Letor, and M. Melito, "A new driving circuit for IGBT devices," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 373–378, May 1995.
- [22] A. Consoli, S. Musueci, G. Oriti, and A. Testa, "An innovative EMI reduction design technique in power converters," *IEEE Trans. Electromagn. Compat.*, vol. 38, no. 4, pp. 567–575, Nov. 1996.
- [23] S. Musumeci, A. Racati, A. Testa, A. Galluzzo, and M. Melito, "Switching behaviour improvement of insulated gate-controlled devices," *IEEE Trans. Power Electron.*, vol. 12, no. 4, pp. 645–653, Nov. 1997.
- [24] S. Takizawa, S. Igarashi, and K. Kuroki, "A new di/dt control gate drive circuit for IGBTs to reduce EMI noise and switching losses," in *Proc. IEEE PESC 1998*, pp. 1443–1449.
- [25] S. Park and T. M. Johns, "Flexible dv/dt and dv/dt control method for insulated gate bipolar power switches," *IEEE Trans. Ind. Appl.*, vol. 39, no. 3, pp. 657–664, May/Jun. 2003.
- [26] N. Idir, R. Bausier, and J. J. Franchaud, "Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 849–855, Jul. 2006.
- [27] G. Schmitt, R. Kennel, and J. Holtz, "Voltage gradient limitation of IGBTs by optimised gate-current profiles," in *Proc. IEEE-PESC 2008*, pp. 3592–3596.
- [28] T. Kjellqvist, S. Ostlund, and S. Norrga, "Active snubber circuit for source commutated converters utilizing the IGBT in the linear Region," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2595–2601, Sep. 2008.
- [29] H. Jorgenson, S. Guttowski, and K. Humann, "Reduction of diode stress and losses in PWM converters by using a multi-step gate drive," in *Proc. PCIM1997*, part: Power Conversion, pp. 301–307.
- [30] P. J. Grbović, "An IGBT gate driver for feed-forward control of turnon losses and reverse recovery current," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 643–652, Mar. 2008.
- [31] Z. Liu, D. Zhou, K. Sun, L. Huang, K. Matsuse, and K. Sasagawa, "A novel driving and protection circuit for reverse blocking IGBT used in matrix converter," in *Proc. IEEE IAS 2004*, pp. 1919–1916.
- [32] D. Zhnu, Z. Liu, P. Kong, K. Sun, L. Huang, and K. Sasagawa, "An improved driving and protection circuit for reverse blocking IGBT," in *Proc. IEEE PESC 2004*, pp. 118–124.
- [33] R. K. Burra, S. K. Mazumder, and R. Huang, "DV/DT related spurious gate turn-on of bidirectional switches in a high-frequency cycloconverter," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1237–1243, Nov. 2005.
- [34] N. Idir, J. J. Franchaud, and R. Bausière, "Active gate voltage control of bidirectional switches used in AC-AC converters," in *Proc. IEEE PESC* 2007, pp. 690–695.
- [35] Z. Liu, D. Zhou, K. Sun, L. Huang, K. Matsuse, and K. Sasagawa, "A novel driving and protection circuit for reverse-blocking IGBT used in matrix converter," *IEEE Trans. Ind. Appl.*, vol. 43, no. 1, pp. 3–13, Jan./Feb. 2007.
- [36] J. Andreu, J. M. D. Diego, I. M. D. Algria, I. Kortabarria, J. L. Martin, and S. Ceballos, "New protection circuit for high-speed switching and start up of a practical matrix converter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 3100–3114, Aug. 2008.
- [37] W. Kang, H. Ahn, and M. A. E. Nokali, "A parameter extraction algorithm for an IGBT behaviour mode," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1365–1371, Nov. 2006.
- [38] S. Rael and B. Davat, "A physical-based modelling of interelectrode MOS capacitances of power MOSFET and IGBT," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2585–2593, Sep. 2008.

- [39] A. T. Bryant, Lu Liqing, E. Santi, J. L. Hudgins, and P. R. Palmer, "Modeling of IGBT resistive and inductive turn-on behaviour," *IEEE Trans. Ind. Appl.*, vol. 44, no. 3, pp. 904–914, May/Jun. 2008.
- [40] S. Pittet and A. Rufer, "The equivalent electron density concept for static and dynamic modelling of the IGBT base in soft and hard-switching applications," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2223– 2233, Nov. 2007.
- [41] V. K. Khanna, *IGBT Theory and Design*. Piscataway, NJ/New York: IEEE Press/Wiley-Intersceince, 2003.
- [42] S. Linder, Power Semiconductors. Lausanne, Switzerland/New York: EPFL Press, Taylor & Francis, 2006.
- [43] D. Domes 1, W. Hofmann 1, and J. Lutz, "A first loss evaluation using a vertical SiC-JFET and a conventional Si-IGBT in the bidirectional matrix converter switch topology," in *Proc. EPE 2005*, Dresden, Germany, p. 10.
- [44] I. Omura, W. Fichter, and H. Ohashi, "Oscillation effects in IGBT's related to negative capacitance phenomena," *IEEE Trans. Electron Devices*, vol. 46, no. 1, pp. 237–244, Jan. 1999.
- [45] F. Blaabjerg and J. K. Pedersen, "Optimized design of a complete threephase PWM-VS inverter," *IEEE Trans. Power Electron.*, vol. 12, no. 3, pp. 567–577, May 1997.



Petar J. Grbović (M'05–SM'08) received the B.Sc. and M.Sc. degrees from the School of Electrical Engineering, University of Belgrade, Belgrade, Serbia, in 1999 and 2005, respectively. He is currently working toward the Ph.D. degree at the Laboratoire d'Électrotechnique et d'Électronique de Puissance de Lille, l'Ecole Centrale de Lille, Villeneuve d'Ascq, France.

From March 1999 to February 2003, he was an R/D Engineer with RDA Company, Belgrade. From November 2000 to June 2001, he was a Consulting

Engineer with the Centre for Rural Economics and Appraisal, Italy (a division of Emerson Appliance Motors Europe). From March 2003 to April 2005, he was with the R&D Department, PDL Electronics, Ltd., Napier, New Zealand. Since April 2005, he has been with the Department of R&D, Schneider Toshiba Inverter Europe, Pacy-sur-Eure, France, as a Senior R&D Engineer and Power Electronics Group Expert. He is the holder of three U.S. patents and nine U.S. and European patents pending. His research interests include high-power insulated gate bipolar transistors and junction gate field-effect transistor silicon carbide active gate driving, advanced power converters topologies and switching power devices, and electromagnetic compatibility problems in power electronics.



François Gruson received the M.S. degree in electrical engineering from the University of Lille, Lille, France, in 2007. He is currently working toward the Ph.D. degree in electrical engineering at the Laboratory of Electrical Engineering and Power Electronics, Ecole Centrale de Lille, University of Science and Technology of Lille, Villeneneuve d'Ascq, France.

He is also with the Université Lille Nord de France, Lille, France. His main research interests include direct ac–ac converter and especially matrix converter for adjustable-speed drives.



Nadir Idir (M'03) received the Ph.D. degree from the University of Lille, Lille, France, in 1993.

He is currently a Professor with the Laboratory of Electrical Engineering and Power Electronics, Ecole Centrale de Lille, University of Science and Technology of Lille, Villeneneuve d'Ascq, France. He is also with the Université Lille Nord de France, Lille, France. His main research interests include power electronics and electromagnetic compatibility.



Philippe Le Moigne (M'93) received the Eng. degree from the Institut Industriel du Nord, Villeneuve-d'Ascq, France, in 1986, and the Ph. D. in electrical engineering from the University of Lille, Lille, France, in 1990.

He is currently a Professor at the Ecole Centrale de Lille, University of Science and Technology Technology of Lille, Villeneneuve d'Ascq, France, where he is also the Head of the Electrical Engineering Department, and where he is also the Leader of the Power Electronic Research Group of the Labora-

tory of Electrical Engineering and Power Electronics. He is also with the Université Lille Nord de France, Lille, France. His research interests include hard-switched power converters and supercapacitors, especially the control of multilevel topologies for medium and high power applications with the aim of high-power quality and high efficiency.