(/)

1 (/)	Products (/p	roduct/)	Download (/download/)	Events (/events/)	Search Keil
Suppor	rt (/support/)	Videos (http://www2.keil.com/video)		+ Go

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy. Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers of your data.

Accept and hide this message Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

1 of 5

909

Technical Support

Overview (/support/)

Search (/home/searchhelp)

Contact (/support/contact.asp)

Assistance Request (/support/request.asp)

Feedback (/support/feedback.asp)

On-Line Manuals

Product Manuals (/support/man/)

Document Conventions (/support/man/conventions.asp)

8051 Instruction Set Manual

Architecture Overview (is51_overview.htm)

Opcodes (is51_opcodes.htm)

Instructions (is51_instructions.htm)

Home (/) / 8051 Instruction Set Manual

(is51_instructions.htm) (default.htm) (is51_ov_cpupsw.htm) Opcodes

Home (default.htm) » Opcodes

The following table lists the 8051 instructions by HEX code.

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy. Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers. transfers of your data.

Accept and hide this message

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

2 of 5 9/4/2022, 22:52

Hex			
Code 00	Bytes 1	Mnemonic NOP	Operands
	1	(is51_nop.htm)	
01	2	AJMP (is51_ajmp.htm)	addr11
02	3	LJMP (is51_ljmp.htm)	addr16
03	1	RR (is51_rr.htm)	Α
04	1	INC	A
05	2	(is51_inc.htm) INC	direct
06	1	(is51_inc.htm) INC	@R0
07	1	(is51_inc.htm)	@R1
		(is51_inc.htm)	
08	1	INC (is51_inc.htm)	RO
09	1	INC (is51_inc.htm)	R1
0A	1	INC (is51_inc.htm)	R2
0В	1	INC	R3
0C	1	(is51_inc.htm)	R4
0D	1	(is51_inc.htm) INC	R5
0E	1	(is51_inc.htm)	R6
		(is51_inc.htm)	
0F	1	INC (is51_inc.htm)	R7
10	3	JBC (is51_jbc.htm)	bit, offset
11	2	ACALL (is51_acall.htm)	addr11
12	3	LCALL (is51_lcall.htm)	addr16
13	1	RRC	A
14	1	(is51_rrc.htm) DEC	A
15	2	(is51_dec.htm) DEC	direct
16	1	(is51_dec.htm) DEC	@R0
		(is51_dec.htm)	
17	1	DEC (is51_dec.htm)	@R1
18	1	DEC (is51_dec.htm)	RO
19	1	DEC (is51_dec.htm)	R1
1A	1	DEC (is51_dec.htm)	R2
1B	1	DEC	R3
1C	1	(is51_dec.htm) DEC	R4
1D	1	(is51_dec.htm) DEC	R5
1E	1	(is51_dec.htm) DEC	R6
		(is51_dec.htm)	
1F	1	DEC (is51_dec.htm)	R7
20	3	JB (is51_jb.htm)	bit, offset
21	2	AJMP (is51_ajmp.htm)	addr11
22	1	RET (is51_ret.htm)	
23	1	RL (is51_rl.htm)	Α
24	2	ADD (is51_add.htm)	A, #immed
25	2	ADD (is51_add.htm)	A, direct
26	1	ADD	A, @R0
27	1	(is51_add.htm) ADD	A, @R1
28	1	(is51_add.htm) ADD	A, R0
29	1	(is51_add.htm) ADD	A, R1
		(is51_add.htm)	
2A	1	ADD (is51_add.htm)	A, R2
2B	1	ADD (is51_add.htm)	A, R3
2C	1	ADD (is51 add.htm)	A, R4
2D	1	ADD	A, R5
2E	1	(is51_add.htm) ADD	A, R6
2F	1	(is51_add.htm) ADD	A, R7
30	3	(is51_add.htm) JNB	bit, offset
		(is51_jnb.htm)	
31	2	ACALL (is51_acall.htm)	addr11
32	1	RETI (is51_reti.htm)	
33	1	RLC (is51_rlc.htm)	Α
34	2	ADDC (is51_addc.htm)	A, #Immed
35	2	ADDC	A, direct
ı		(is51_addc.htm)	

Hex Code	Bytes	Mnemonic	Operands
80	2	SJMP (is51_sjmp.htm)	offset
81	2	AJMP (is51_ajmp.htm)	addr11
82	2	ANL	C, bit
83	1	(is51_anl.htm) MOVC	A, @A+PC
84	1	(is51_movc.htm) DIV	AB
85	3	(is51_div.htm) MOV	direct, direct
		(is51_mov.htm)	
86	2	MOV (is51_mov.htm)	direct, @R0
87	2	MOV (is51_mov.htm)	direct, @R1
88	2	MOV (is51_mov.htm)	direct, R0
89	2	MOV (is51_mov.htm)	direct, R1
8A	2	MOV	direct, R2
8B	2	(is51_mov.htm) MOV	direct, R3
8C	2	(is51_mov.htm) MOV	direct, R4
8D	2	(is51_mov.htm) MOV	direct, R5
		(is51_mov.htm)	
8E	2	MOV (is51_mov.htm)	direct, R6
8F	2	MOV (is51_mov.htm)	direct, R7
90	3	MOV (is51_mov.htm)	DPTR, #immed
91	2	ACALL	addr11
92	2	(is51_acall.htm) MOV	bit, C
93	1	(is51_mov.htm) MOVC	A, @A+DPTR
94	2	(is51_movc.htm) SUBB	A, #immed
		(is51_subb.htm)	
95	2	SUBB (is51_subb.htm)	A, direct
96	1	SUBB (is51_subb.htm)	A, @R0
97	1	SUBB (is51_subb.htm)	A, @R1
98	1	SUBB (is51_subb.htm)	A, R0
99	1	SUBB (is51_subb.htm)	A, R1
9A	1	SUBB	A, R2
9B	1	(is51_subb.htm) SUBB	A, R3
9C	1	(is51_subb.htm) SUBB	A, R4
9D	1	(is51_subb.htm) SUBB	A, R5
9E	1	(is51_subb.htm) SUBB	
		(is51_subb.htm)	A, R6
9F	1	SUBB (is51_subb.htm)	A, R7
A0	2	ORL (is51_orl.htm)	C, /bit
A1	2	AJMP (is51_ajmp.htm)	addr11
A2	2	MOV (is51_mov.htm)	C, bit
А3	1	INC	DPTR
A4	1	(is51_inc.htm) MUL	AB
A5		(is51_mul.htm) reserved	
A6	2	MOV (is51_mov.htm)	@R0, direct
A7	2	MOV	@R1, direct
A8	2	(is51_mov.htm) MOV	R0, direct
A9	2	(is51_mov.htm) MOV	R1, direct
AA	2	(is51_mov.htm) MOV	R2, direct
		(is51_mov.htm)	
AB	2	MOV (is51_mov.htm)	R3, direct
AC	2	MOV (is51_mov.htm)	R4, direct
AD	2	MOV (is51_mov.htm)	R5, direct
AE	2	MOV (is51_mov.htm)	R6, direct
AF	2	MOV	R7, direct
В0	2	(is51_mov.htm) ANL	C, /bit
B1	2	(is51_anl.htm) ACALL	addr11
		(is51_acall.htm)	bit
B2	2	CPL (is51_cpl.htm)	
В3	1	CPL (is51_cpl.htm)	С
B4	3	CJNE (is51_cjne.htm)	A, #immed, offset

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy. Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers of your data.

Accept and hide this message Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

3 of 5

36	1	ADDC (is51_addc.htm)	A, @R0
37	1	ADDC (is51_addc.htm)	A, @R1
38	1	ADDC (is51_addc.htm)	A, R0
39	1	ADDC	A, R1
3A	1	(is51_addc.htm) ADDC	A, R2
3B	1	(is51_addc.htm) ADDC	A, R3
3C	1	(is51_addc.htm) ADDC	A, R4
		(is51_addc.htm)	
3D	1	ADDC (is51_addc.htm)	A, R5
3E	1	ADDC (is51_addc.htm)	A, R6
3F	1	ADDC (is51_addc.htm)	A, R7
40	2	JC (is51_jc.htm)	offset
41	2	AJMP (is51_ajmp.htm)	addr11
42	2	ORL	direct, A
43	3	(is51_orl.htm) ORL	direct, #immed
44	2	(is51_orl.htm) ORL	A, #Immed
45	2	(is51_orl.htm) ORL	A, direct
46	1	(is51_orl.htm) ORL	A, @R0
47	1	(is51_orl.htm) ORL	
		(is51_orl.htm)	A, @R1
48	1	ORL (is51_orl.htm)	A, R0
49	1	ORL (is51_orl.htm)	A, R1
4A	1	ORL (is51_orl.htm)	A, R2
4B	1	ORL (is51_orl.htm)	A, R3
4C	1	ORL	A, R4
4D	1	ORL	A, R5
4E	1	(is51_orl.htm) ORL	A, R6
4F	1	(is51_orl.htm) ORL	A, R7
50	2	(is51_orl.htm) JNC	offset
	2	(is51_jnc.htm) ACALL	addr11
			444.11
51		(is51_acall.htm)	di
52	2	ANL (is51_anl.htm)	direct, A
	3	ANL	direct, #immed
52		ANL (is51_anl.htm) ANL	
52 53	3	ANL (is51_anl.htm) ANL (is51_anl.htm) ANL	direct, #immed
52 53 54	3	ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL ANL ANL ANL ANL ANL	direct, #immed A, #immed
52 53 54 55	2	ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL (is51_anl.htm) ANL	direct, #immed A, #immed A, direct
52 53 54 55 56	3 2 2	ANL (is51_anl.htm) ANL	direct, #immed A, #immed A, direct A, @R0
52 53 54 55 56 57	3 2 2 1	ANL (is51_anl.htm) ANL	direct, #immed A, #immed A, direct A, @R0 A, @R1
52 53 54 55 56 57 58	3 2 2 1 1	ANL (is51_anl.htm) ANL ANL (is51_anl.htm) ANL	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0
52 53 54 55 56 57 58	3 2 2 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1
52 53 54 55 56 57 58 59	3 2 2 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2
52 53 54 55 56 57 58 59 5A 5B	3 2 2 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4
52 53 54 55 56 57 58 59 5A 5B 5C	3 2 2 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5
52 53 54 55 56 57 58 59 5A 5B 5C 5D	3 2 2 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E	3 2 2 1 1 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7
52 53 54 55 56 57 58 59 5A 5B 5C 5D	3 2 2 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61	3 2 2 1 1 1 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61	3 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63	3 2 2 1 1 1 1 1 1 1 1 2 2 3	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64	3 2 2 1 1 1 1 1 1 1 1 2 2 3 2	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65	3 2 2 1 1 1 1 1 1 1 1 2 2 2 3 2 2	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, #immed
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66	3 2 2 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, direct A, @R0
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65	3 2 2 1 1 1 1 1 1 1 1 2 2 2 3 2 2	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, #immed A, #immed
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66	3 2 2 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, direct A, @R0
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67	3 2 2 1 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1	ANL (is51_anl.htm) XRL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, direct A, @R0 A, @R1
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 68	3 2 2 1 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1	ANL (is51_anl.htm) XRL (is51_xrl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, #immed A, @R0 A, @R1 A, R0 A, RR0 A, RR1 A, RO
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 68 69	3 2 2 1 1 1 1 1 1 1 2 2 3 2 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, @R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, #immed A, direct A, @R0 A, R1 A, R0 A, R1 A, R0 A, R1 A, R0 A, R1
52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F 60 61 62 63 64 65 66 67 68 69 6A	3 2 2 1 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 1	ANL (is51_anl.htm)	direct, #immed A, #immed A, direct A, @R0 A, R1 A, R0 A, R1 A, R2 A, R3 A, R4 A, R5 A, R6 A, R7 offset addr11 direct, A direct, #immed A, direct A, @R0 A, @R1 A, R0 A, R7 A, R8 A, R7 A, R1 A, R1 A, R1 A, R1

B6	3	CJNE	@R0, #Immed, offset
B7	3	(is51_cjne.htm) CJNE	@R1, #immed, offset
B8	3	(is51_cjne.htm) CJNE	R0, #immed, offset
В9	3	(is51_cjne.htm) CJNE	R1, #immed, offset
BA	3	(is51_cjne.htm) CJNE	R2, #immed, offset
BB	3	(is51_cjne.htm) CJNE	R3, #immed, offset
BC	3	(is51_cjne.htm) CJNE	R4, #immed, offset
BD	3	(is51_cjne.htm) CJNE	R5, #immed, offset
BE	3	(is51_cjne.htm) CJNE	
BF	3	(is51_cjne.htm)	R6, #immed, offset
CO	2	(is51_cjne.htm) PUSH	direct
C1		(is51_push.htm)	addr11
	2	AJMP (is51_ajmp.htm)	
C2	2	CLR (is51_clr.htm)	bit
C3	1	CLR (is51_clr.htm)	C
C4	1	SWAP (is51_swap.htm)	A
C5	2	XCH (is51_xch.htm)	A, direct
C6	1	XCH (is51_xch.htm)	A, @R0
C7	1	XCH (is51_xch.htm)	A, @R1
C8	1	XCH (is51_xch.htm)	A, R0
C9	1	XCH (is51_xch.htm)	A, R1
CA	1	XCH (is51_xch.htm)	A, R2
СВ	1	XCH (is51_xch.htm)	A, R3
СС	1	XCH (is51_xch.htm)	A, R4
CD	1	XCH (is51_xch.htm)	A, R5
CE	1	XCH (is51_xch.htm)	A, R6
CF	1	XCH (is51_xch.htm)	A, R7
D0	2	POP (is51_pop.htm)	direct
D1	2	ACALL (is51_acall.htm)	addr11
D2	2	SETB (is51_setb.htm)	bit
D3	1	SETB (is51_setb.htm)	С
D4	1	DA (is51_da.htm)	Α
D5	3	DJNZ (is51_djnz.htm)	direct, offset
D6	1	XCHD (is51_xchd.htm)	A, @R0
D7	1	XCHD (is51_xchd.htm)	A, @R1
D8	2	DJNZ (is51_djnz.htm)	R0, offset
D9	2	DJNZ (is51_djnz.htm)	R1, offset
DA	2	DJNZ (is51_djnz.htm)	R2, offset
DB	2	DJNZ (is51 djnz.htm)	R3, offset
DC	2	DJNZ (is51_djnz.htm)	R4, offset
DD	2	DJNZ (is51_djnz.htm)	R5, offset
DE	2	DJNZ (is51_djnz.htm)	R6, offset
DF	2	DJNZ (is51_djnz.htm)	R7, offset
E0	1	MOVX (is51_movx.htm)	A, @DPTR
E1	2	AJMP (is51_ajmp.htm)	addr11
E2	1	MOVX (is51_movx.htm)	A, @R0
E3	1	MOVX (is51_movx.htm)	A, @R1
E4	1	CLR (is51_clr.htm)	A
E5	2	MOV (is51_mov.htm)	A, direct
E6	1	MOV (is51_mov.htm)	A, @R0
E7	1	MOV (is51_mov.htm)	A, @R1
E8	1	MOV (is51_mov.htm)	A, R0
E9	1	MOV (is51_mov.htm)	A, R1
EA	1	MOV	A, R2
EB	1	(is51_mov.htm) MOV (is51_mov.htm)	A, R3
I		(is51_mov.htm)	ı

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy. Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers of your data.

Accept and hide this message Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

9/4/2022, 22:52 4 of 5

6D	1	XRL (is51_xrl.htm)	A, R5
6E	1	XRL (is51_xrl.htm)	A, R6
6F	1	XRL (is51_xrl.htm)	A, R7
70	2	JNZ (is51_jnz.htm)	offset
71	2	ACALL (is51_acall.htm)	addr11
72	2	ORL (is51_orl.htm)	C, bit
73	1	JMP (is51_jmp.htm)	@A+DPTR
74	2	MOV (is51_mov.htm)	A, #immed
75	3	MOV (is51_mov.htm)	direct, #immed
76	2	MOV (is51_mov.htm)	@R0, #immed
77	2	MOV (is51_mov.htm)	@R1, #immed
78	2	MOV (is51_mov.htm)	R0, #immed
79	2	MOV (is51_mov.htm)	R1, #immed
7A	2	MOV (is51_mov.htm)	R2, #immed
7B	2	MOV (is51_mov.htm)	R3, #immed
7C	2	MOV (is51_mov.htm)	R4, #immed
7D	2	MOV (is51_mov.htm)	R5, #immed
7E	2	MOV (is51_mov.htm)	R6, #immed
7F	2	MOV (is51_mov.htm)	R7, #immed

EC	1	MOV (is51_mov.htm)	A, R4
ED	1	MOV (is51_mov.htm)	A, R5
EE	1	MOV (is51_mov.htm)	A, R6
EF	1	MOV (is51_mov.htm)	A, R7
F0	1	MOVX (is51_movx.htm)	@DPTR, A
F1	2	ACALL (is51_acall.htm)	addr11
F2	1	MOVX (is51_movx.htm)	@R0, A
F3	1	MOVX (is51_movx.htm)	@R1, A
F4	1	CPL (is51_cpl.htm)	А
F5	2	MOV (is51_mov.htm)	direct, A
F6	1	MOV (is51_mov.htm)	@R0, A
F7	1	MOV (is51_mov.htm)	@R1, A
F8	1	MOV (is51_mov.htm)	R0, A
F9	1	MOV (is51_mov.htm)	R1, A
FA	1	MOV (is51_mov.htm)	R2, A
FB	1	MOV (is51_mov.htm)	R3, A
FC	1	MOV (is51_mov.htm)	R4, A
FD	1	MOV (is51_mov.htm)	R5, A
FE	1	MOV (is51_mov.htm)	R6, A
FF	1	MOV (is51_mov.htm)	R7, A

All mnemonics Copyright © 1980 Intel Corporation.

Products (/product/)

Development Tools
Arm (/Arm/)
C166 (/c166/)
C51 (/c51/)
C251 (/c251/)
µVision IDE and Debugger (/uvision/)

Hardware & Collateral
ULINK Debug Adaptors (/ulink/)
Evaluation Boards (/boards2/)
Product Brochures (/product/brochures.asp)
Device Database (/dd2/)
Distributors (/distis/)

Downloads (/download/) MDK-Arm (/demo/eval/arm.htm) C51 (/demo/eval/c51.htm)

C166 (/demo/eval/c166.htm) C251 (/demo/eval/c251.htm) File downloads (/download/file/)

Support (/support/)

Knowledgebase (/support/knowledgebase.asp)
Discussion Forum (/forum/)
Product Manuals (/support/man/)
Application Notes (/appnotes/)

Contact

Distributors (/distis/)

Request a Quote (/product/prices.asp) Sales Contacts (/company/contact/)

Cookie Settings (/company/cookiesettings) | Terms of Use (/company/terms) | Privacy (/company/privacy) | Accessibility (/company/accessibility) | Trademarks (https://www.arm.com/company/policies/trademarks) | Contact Us (/company/contact/) | Feedback (/support /feedback.asp)

 $Copyright \ (\textit{/company/terms}) \\ @ 2005-2019 \ Arm \ Limited \ (\textit{/company}) \ (or \ its \ affiliates). \ All \ rights \ reserved.$

Privacy Policy Update

Arm's Privacy Policy has been updated. By continuing to use our site, you consent to Arm's Privacy Policy. Please review our Privacy Policy (/company/privacy) to learn more about our collection, use and transfers

Accept and hide this message

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies (/company /cookiepolicy).

Don't show this message again

Change Settings (/company /cookiesettings/)

5 of 5