

# Machine-Level Programming I, Introduction to Assembly

## **Machine Level representation of Programs**


#### **Software Interface**



#### **Hardware Interface**



#### Code / Compiler / Run time




Note: The compiler and assembler are just programs (developed using the same principle)

## Why write Assembly Code?

- You are probably never going to write a program in assembly
  - compilers are much better and more patient
  - unless you write a delicate, "special" code
- But, understanding assembly is key to the machine level execution model
  - behaviour of programs in the presence of bugs
    - High-level language model breaks down
  - tuning program performance
    - understand the optimisations done / not done by the compiler
    - understanding sources of program inefficiency
  - implementing system software (e.g., Operating Systems, Compilers).
  - creating / fighting malware

## Program Encodings: The assembler language in context

#### Assembly/Machine code view




16 registers in this target machine

#### C/Java, assembly, and machine code




- All program fragments are equivalent
- You'd rather write C / Java (more human friendly)
- Hardware executes strings of bytes

## **Compiling into Assembly**



-S: In the current directory, sum.s is created

#### **Object code**



Code stored at memory location 0x401040

## Recap on ISA

**Instruction Set Architecture (ISA)** 

#### **Definition 1**

Architecture (Instruction Set Architecture (ISA)) the parts of a


processor design that one needs to understand to write assembly.

#### **Definition 2**

*Microarchitecture* is the implementation of the architecture.

Example ISAs: x86, MIPS, ia64, VAX, Alpha, ARM, etc.

### Instruction Set Architecture – big picture



## Layer of Abstraction

- Above: how to program a machine
- Processor executes instructions
  - in a sequence
- Below: what needs to be built
  - Use various tricks to make it run fast

Allows the software to communicate with the hardware

#### **CISC Instruction Sets**

- Complex Instruction Set Computer (CISC)
- Stack-oriented instruction set
  - use stack to pass arguments, save program counter
  - explicit push and pop instructions
- Arithmetic instructions can access memory
  - requires memory read and write
  - complex address calculation
- Condition codes
- Philosophy: add instructions to perform "typical" programming tasks

#### **RISC Instruction Sets**

- Reduced Instruction Set Computer (RISC)
- Fewer, simpler instructions
  - may take more to get given task done
  - can execute them with small and fast hardware
- Register-oriented instruction set
  - many more registers (typically 32)
  - use for arguments, return pointer, temporaries
- Only load and store instructions can access memory
- No condition codes

#### CISC vs. RISC

- Original debate
  - CISC proponents easier for compiler, fewer code bytes
  - RISC proponents better for optimizing compilers, fast with simple chip design
- Today
  - For desktop machines
    - With enough hardware, anything can be made to run fast
    - Code compatibility is more important!
  - For embedded processors, RISC still makes sense
    - Smaller, cheaper, less power

## History of x86

#### Intel x86 Processors

#### The x86 architecture dominates the laptop/desktop/server market

#### Evolutionary design

- Backwards compatible up until 8086 (introduced in 1978)
- Added more features as time goes on

#### Complex instruction set computer (CISC)

- Many different instructions with many different formats
- Hard to match performance of RISC
- But, Intel has done just that!

#### Intel x86 Evolution: Key Milestones

Name	Date	Transistors	MHz
8086	1978	29K	5-10
First 16-bit pro	cessor. Basi	is for IBM PC & DOS	
1 MB address s	space		
386	1985	275K	16-33
First 32-bit processor, referred to as IA32			
Added "flat ad	dressing"		
Capable of run	ning Unix		
Pentium 4E	2004	125M	2800-3800
First 64-bit Inte	el x86 proce	essor, referred to as x86	5-64

#### Intel x86 Processors: Overview

			g .,	
Machine evo	lution, exam	ples:		
486	1989	1.9M		
Pentium	1993	3.1M	1 1 1 1 Memory Controller 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
PentiumPro	1995	6.5M		
Pentium III	1999	8.2M	Core Core Core Core Core	
Pentium IV	2001	42M		
Core 2 Duo	2006	291M	and U	
Xeon 7400	2008	1.9B	Shared L3 Cache Shared L3 Cache	
Xeon i7	2012	4.3B	ii nonengaris ii saaasaan ii	
Added features:				
transition fr	om 32 bits to 6	4 bits		
more cores				
instructions	to support mu	ltimedia opera	tions, more efficient conditional ops	
(Spring'24)	(Spring '24) Introduction to Computer Architecture			

### **Intel's 64-Bit History**

- 2001: Intel attempts radical shift from IA32 to IA64
  - totally different architecture (Itanium)
  - executes IA32 code only as legacy
  - disappointing performance
- 2003: AMD stepped in with evolutionary solution
  - x86-64 (now called "AMD64")
- Intel still focuses on IA64, hard to admit a mistake or that AMD is better
- 2004: Intel announces EM64T extension to IA32
  - extended memory 64-bit technology
  - almost identical to x86-64!

### A quick note on syntax

There are two common ways to write x86 assembler code:

- AT&T syntax
  - We are going to use it in this course
  - Common on Unix
- Intel syntax
  - Generally used for Windows machines

#### Instruction format

#### C Data Types in a x86-64

- Due to its origins as a 16-bit architecture, Intel uses **word** to refer to a 16-bit data type.
- 32-bit quantities are double words, and 64-bit are quad words.

C declaration	Intel data type	Assembly code suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	1	4
long int	Quad word	q	8
char*	Quad word	q	8
float	Single precision	s	4
double	Double precision	1	8
long double	Extended precision	t	10/12

We will only look at the first 5.

## Assembly characteristics: Data Types and Instructions

- Data Types:
  - Integers (1, 2, 4, 8 bytes), no arrays/structs
- Perform arithmetic function on register or memory data
- Transfer data between memory and register
  - Load data from memory into a register
  - Store register data into memory
- Transfer control
  - Unconditional jumps to/from procedures
  - Conditional branches

#### **Instruction format**

Most Intel assembly instructions have at least one operand

```
label: opcode source, destination ; comments label: opcode operand ; comments
```


- Label is an optional user-defined identifier for the address of the instruction or data item which follows.
- The **opcode** specifies the operation to be executed. Known also as machine code or instruction code.
- The *operands* specify the *source* to reference in performing the operation and the *destination* location where to place the result.

## Introduction to assembly: Registers, operands

## What is a register?

- A location in the CPU that stores a small amount of data, which can be accessed very quickly (once every clock cycle).
- Registers are at the heart of assembly programming.
  - They are a precious commodity in all architectures, but especially x86.

#### x86-64 Integer Registers



#### **Operand Types**

Immediate for constant values

```
Format: $Imm (e.g.): $-536, $0x1F
```

• Register for the contents of one of the registers

```
Format: register r<sub>b</sub>, referenced value is then R[r<sub>b</sub>] (e.g.): %rax, %eax
```

Memory reference to access a memory location based on a computed address

```
Format: memory address Addr, referenced value is then M[Addr]
```

## Memory addressing modes and data move instructions

Can only access memory with 64 bits

#### Memory operands: Simple memory addressing modes

- The operand is the value at the specified address
- Normal addressing mode
  - An Immediate (*Imm*) or a Register (R[r<sub>b</sub>]) specifies the memory address *Imm*: Mem[*Imm*], (r<sub>b</sub>): Mem[R[r<sub>b</sub>]] *Example:* movq (%rcx), %rax
- Displacement
  - A Register (R[r,]) specifies the start of a memory region
  - A constant displacement **D** or an immediate value (*Imm*) specifies the offset


```
Imm(r_b): Mem[R[r_b]+Imm]
```

 $Imm: Mem[Imm] = Of \ Type \ Memory(Absolute)$ 

## Memory operands: Complete memory addressing modes

The numbers are the byte sizes of the data types we are using.

#### Moving data instructions




x = suffix = Indicates how many bytes are being copied

#### movl operand combinations


Machine-Level Programming I, Introduction to Assembly


	Source	Dest	Source, Dest	C Analog
	( Imm	Reg Mem	movl \$0x4,%eax movl \$-147,(%rax)	temp = 0x4; *p = -147;
movl	Reg	Reg Mem	<pre>movl %eax,%edx movl %esi,(%rcx)</pre>	temp2 = temp1; *p = temp;
	Mem	Reg	movl (%rax),%eax	int temp = *p;
	Cannot do memory-to-memory transfer with a single instruction			

## Memory operands: Special cases memory addressing modes




w = 2 bytes





#### **Example 1 of Simple Addressing Mode**





RHS = Just compilation

LHS = Compilation + optimisation

I = 4 bytes

### **Example 2 of Simple Addressing Mode**





Compiled to assembly (with optimization)

```
swap:
    movl (%rdi), %eax
    movl (%rsi), %edx
    movl %edx, (%rdi)
    movl %eax, (%rsi)
    ret
```

#### C code

```
void swap(int* xp, int* yp){
   int t0 = *xp;
   int t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```

#### Registers


%rdi	0x120
%rsi	0x110
%eax	


### Memory Address

123	0x120
	0x118
456	0x110
	0x108
	0x100

Compiled to assembly (with optimization)


```
swap:
    movl (%rdi), %eax
    movl (%rsi), %edx
    movl %edx, (%rdi)
    movl %eax, (%rsi)
    ret
```






#### Compiled to assembly (with optimization)


```
swap:
    movl (%rdi), %eax
    movl (%rsi), %edx
    movl %edx, (%rdi)
    movl %eax, (%rsi)
    ret
```






#### Compiled to assembly (with optimization)

```
swap:
   movl (%rdi), %eax
   movl (%rsi), %edx
   movl %edx, (%rdi)
   movl %eax, (%rsi)
   ret
```





#### Compiled to assembly (with optimization)

```
swap:
    movl (%rdi), %eax
    movl (%rsi), %edx
    movl %edx, (%rdi)
    movl %eax, (%rsi)
    ret
```

