

Caches

Cache organization

Associativity



Cache Organization (3)




Example Placement

Example Placement

Block size (B)	16B
No of blocks (C/B)	8 blocks
Address (M)	16 bits

- Where would data from address 0x1833 be placed?
 - Binary: 0b 0001 1000 0011 0011




Example Placement

Block size (B)	16B
No of blocks (C/B)	8 blocks
Address (M)	16 bits

- Where would data from address 0x1833 be placed?
 - Binary: 0b 0001 1000 0011 **0011**







Block Replacement

Any empty block in the correct set may be used to store block If there are no empty blocks, which one should we replace? No choice for direct-mapped caches Caches typically use something close to least recently used (LRU) (hardware usually implements "not most recently used") 4-way set associative **Direct-mapped** 2-way set associative Set Tag Data Set Set Data Tag Data Tag 0 1 2 1 3 1 4 2 6 3

General Cache Organisation (S, N, B)





Cache Read




Example: Direct-Mapped Cache (N=1**)**







Example: Set-Associative Cache (N=2**)**



Types of Cache Misses: 3 C's!

· One line in set is selected for eviction and replacement

• Replacement policies: random, least frequency used (LFU), least recently used (LRU), ...

- Compulsory (cold) miss:
 - Occurs on first access to a block
- Conflict miss:
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot.
 - E.g., referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than N-way set-associative
- Capacity miss:
 - Occurs when the set of active cache blocks (the working set) is larger than the cache
 - Note: Fully-associative only has Compulsory and Capacity misses

What to do on a write hit?

- Multiple copies of data exist. What is the problem with that?
- Write-through
 - Write immediately to memory and all caches in between
 - Memory is always consistent with the cache copy
 - Slow: what if the same value (or line!) is written several times
- Write-back
 - Defer write to memory until line is evicted (replaced)
 - Need a dirty bit
 - Indicates line is different from memory
 - Higher performance (but more complex)

What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
 - More complex to implement
 - May evict an existing value
 - Common with write-back caches
- No-write-allocate (writes immediately to memory)
 - Simpler to implement
 - Slower code (bad if value consistently re-read)
 - Seen with write-through caches

Real caches: Intel Core i7-5960X (Haswell)

- All caches have a block/line size of 64 bytes
- L1 i-cache and d-cache:
 - 32 KiB, 8-way set-associative
 - i-cache: no writes, d-cache: write-back
 - Access: 4 cycles
- L2 unified cache:
 - 256 KiB, 8-way set-associative
 - private, write-back
 - Access: 11 cycles
- L3 unified cache: (shared among multiple cores)
 - 8 MiB, 16-way set-associative
 - shared, write-back
 - Access: 30-40 cycles

Slower, but more likely to hit

Software caches are more flexible

Examples:

- file system buffer caches, web browser caches, etc.
- Content-delivery networks (CDN): cache for the internet (e.g., Netflix)

Some design differences:

- Almost always fully associative:
 - So, no placement restrictions
 - Index structures like hash tables are common
- Often use complex replacement policies
 - Misses are very expensive when disk or network involved
 - Worth thousands of cycles to avoid them
- Not necessarily constrained to single "block" transfers
 - May fetch or write-back in larger units, opportunistically

Program optimizations that consider caches


Optimizations for the memory hierarchy

Write code that has locality

- Spatial: access data contiguously
- Temporal: make sure access to the same data is not too far apart in time
- How to achieve this?
 - Adjust memory access in code (software) to improve miss rate (MR)
 - Requires knowledge of both how caches work as well as your system's parameters
 - Proper choice of algorithm
 - Loop transformations

Example: Matrix Multiplication

Cache miss analysis



Linear Algebra to the Rescue (1)

- Can get the same result of matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- For example, multiply two 4 × 4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with B defined similarly.}$$

$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}.$$

Linear Algebra to the Rescue (2)

C ₁₁	C ₁₂	C ₁₃	C ₁₄
C_{21}	C_{22}	C_{23}	C_{24}
C_{31}	C_{32}	C_{33}	C_{34}
C ₄₁	C_{42}	C_{43}	C_{44}

A ₁₁	A ₁₂	A ₁₃	A ₁₄
A ₂₁	A ₂₂	A ₂₃	A ₂₄
A ₃₁	A ₃₂	A ₃₃	A ₃₄
A ₄₁	A ₄₂	A ₄₃	A ₄₄

B ₁₁	B ₁₂	B ₁₃	B ₁₄
B ₂₁	B ₂₂	B ₂₃	B ₂₄
B ₃₁	B ₃₂	B ₃₃	B ₃₄
B ₄₁	B ₄₂	B ₄₃	B ₄₄

■ Matrices of size $n \times n$, split into 4 blocks of size r (n = 4r) $C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_k A_{2k} \times B_{k2}$


- Multiplication operates on small "block" matrices
 - Choose size so that they fit in the cache
 - This technique called "cache blocking"

Blocked Matrix Multiply

```
/* move by rxr BLOCKS now */
for (i = 0; i < n; i+=r)
  for (j = 0; j < n; j+=r)
    for (k = 0; k < n, k+=r)
        /* block matrix multiplication */
    for (ib = i; ib < i+r; ib++)
        for (jb = j; jb < j+r; jb++)
        for (kb = k; kb < k+r; kb++)
        c[ib*n + jb] += a[ib*n + kb] * b[kb*n + jb]</pre>
```

- Blocked version of the naïve algorithm
 - r = block matrix size (assume r divides n evenly)
- 6 nested loops may seem less efficient, but leads to a much faster code!!

Cache Miss Analysis (Blocked)



Assume:

- Square matrix $(n \times n)$, elements are doubles
- Cache line size K =64 -> 8 doubles in a cache line
- Cache size $C \ll n$ (much smaller than n)
- Three blocks $(r \times r)$ fit into cache: $3r^2 < C$


First (block) iteration:

- $=\frac{r^2}{8}$ misses for each block
- $\frac{2n}{r} \times \frac{r^2}{8} = \frac{nr}{4} \text{ (again omitting matrix c)}$

Total misses:

$$\frac{nr}{4} \times (\frac{n}{r})^2 = \frac{n^3}{(4r)}.$$

OMP40005 Introduction to Computer Architectu



8 doubles wide

Matrix Multiply Summary

- Naïve: $(9/8) \times n^3$
- Blocked: $1/(4r) \times n^3$
 - If r = 8, difference is $4 * 8 * \frac{9}{8} = 36x$
 - If r = 16, difference is $4 * 16 * \frac{9}{8} = 72x$

Blocking optimization only works if the blocks fit in the cache

• Suggests larger possible block size up to limit $3r^2 \le C$

Matrix multiplication has inherent temporal locality:

- Input data: $3n^2$, computation $2n^3$
- Every array element used O(n) times!
- But program has to be written properly

Cache-Friendly Code

Programmer can optimise for cache performance

- How data structures are organised
- How data are accessed:
 - Nested loop structure
 - Blocking is a general technique

All systems favour "cache-friendly code"

- Getting absolute optimum performance is very platform specific
 - Cache sizes, cache block size, associativity, etc.
- Can get most of the advantage with generic code:
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)
 - Focus on inner loop cycle

Learn About Your Machine

wmic memcache get MaxCacheSize

Modern processor specs: http://www.7-cpu.com/

The Memory Mountain

