LPC54018 UART Server Board

Table of Content

Page 1	TITLE PAGE
Page 2	SYSTEM BLOCK DIAGRAM
Page 3	SYSTEM PWR SUPPLY
Page 4	LPC54018 IO MAP
Page 5	LPC54018 INTERFACE
Page 6	RS232-485 INTERFACE-1
Page 7	RS232-485 INTERFACE-2
Page 8	RS232-485 INTERFACE-3
Page 9	ETHERNET
Page 10	CAN BUS

GENERAL DESIGN NOTES


- Unless Otherwise Specified:
 All resistors are in ohms, 5%, 1/16 Watt
 All capacitors are in uF, 20%, 50V
 All voltages are DC
- Critical compenents that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- 3. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 4. Device type number is for reference only. The number varies with the manufacturer.
- 5. Special signal usage:
 _B or 'n' Denotes Active-Low Signal
 <> or ∏ Denotes Vectored Signals
- 6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Revision History


Rev. Cod	le Date	Description
X1	07/25/2019	Rev X1 Draft Version Release.


		Microcontroller Product Group			
		6501 William Cannon Drive West Austin, TX 78735-8598			
		roprietary to NXP and shall not be used for engineering design, or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: X IUO: PUBI:			
Designer:	Drawin	Title:			
Tony Li		LPC UART Server Board			
Drawn by:	Page T	le:	_		
Tony Li		Table of Contents, Revisions			
Approved:	Size	Document Number	Re		
CK Phua	С	SCH-XXXXX, PDF: SPF-XXXXX	A		
	Date:	Wednesday July 31 2019 Sheet 1 of 10			


BLOCK DIAGRAM




Power Supply











	NP					
	Classification:	CP: X	IUO:	PUBI:		
Diam	ing mue.	LPC UAI	RT SERV	/ER BO	ARD	
Page	Title:	PWR				
Size C	Document N		XXXX, PDF: SPI	-xxxxx	Rev A	
Date:	Thursday, A	ugust 01, 2019	Shee	t 3 of	10	



























вос	T SETTI	NGS	
BOOT MODE	ISP2	ISP1	ISP0
RESERVED	1	0	0
SPIFI BOOT	0	1	1
USBO ISP DFU	0	1	0
USB1 ISP DFU	0	0	1


LPC54018 GPIO Buffer













Ethernet Circuit



EARTNNET SETTING



# CFG	Description	# CFG	Description
PHYAD[2:0]	PHY ADDR		DUPLEX mode
	00-XXX (00010 DEFAULT)	DUPLEX	Pull-up (default) = Half Duplex Pull-down = Full Duplex
	IF MODE		Pull-down = Full Duplex
CONFIG[2:0]	001 RMII	NWAYEN	Nway Auto-Negotiation
	101 RMII Back-to-Back		Pull-up (default) = Enable
			Pull-down = Disable
ISO	ISOLATE mode		Broadcast Off - for PHY Address 0
	Pull-up = Enable	B_CAST_OFF	Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY add
	Pull-down (default) = Disable		Pull-down (default) = PHY Address U set as broadcast PHY add
SPEED	SPEED mode		NAND Tree Mode
	Pull-up (default) = 100Mbps	NAND_TREE#	
	Pull-down = 10Mbps		Pull-down = Enable

ESD PROTECTION

