Table of Contents						
P01	Cover					
P02	Notes					
P03	ETH_POWER_PF5103					
P04	ETH_SJA1110_SUPPLY					
P05	ETH_SJA1110_DATA					
P06	ETH_100BASET1_MDIs					
P07	ETH_TJA1120_1					
P08	ETH_TJA1120_2					
P09	ETH_B2B					
P10	Changelog					

Revision History						
Rev.	Date	Ву	Description			
X0-X9	2025-09-11	YT (CTO SI)	Initial schematic development and format changes			
Α	2025-09-29	YT (CTO SI)	Schematic is released			




X-MR-NAVQ95E-T1S


NOTES:


- 1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- 3. Greyed out components indicate Do Not Populate (DNP) during assembly.
- 4. Special signal usage:
 _B denotes an active-low signal.
 _P and _N denote a differential signal.
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.
- 6. All SILK display properties will be in this color
- 7. All schematic annotations will be in this color


		System Innovation			
		High Tech Campus 60 5656 AG Eindhoven, The Netherlands			
his document contain rocurement or manuf	acture in whole	proprietary to NXP and shall not be used for engineering design, e or in part without the express written permission of NXP Semiconductors. Classification: Company Internal/Proprietary			
Designer:	Drawing				
Youri Tils		X-MR-NAVQ95E-T1S			
Drawn by:	Page Title:				
Youri Tils	""	Cover			
	Size C	Cover Document Number SCH-96101 PDF: SPF-96101 Re			

	5		4		3		2	1	
	DEE DES	ASSV ORT	PAGE NAME						
	R567,R568,R569,R581,R582,	ASSY_OPT DNP	P03-ETH_POWER_PF5103						
	R584,R585,R586 R550,R551,R554 R555 R574	DNP	P05-ETH_SJA1110_DATA						
	REF DES R567,R568,R569,R581,R582, R584,R585,R586 R550,R551,R554,R555,R574, R595,R596 C156,R511,R548 C456,R506,R507,R547								
	C156,R511,R548 C456,R506,R507,R547	DNP DNP	P07-ETH_TJA1120_1 P08-ETH_TJA1120_2						
	<u> </u>	D.11	00 E111_107111E0_E						
D									D
Н									Н
•									+
В									В
									П
А								<u> </u>	A
									MP .
								Classification: Company Internal Drawing Title:	0055 740
								X-MR-NAV	U93E-11S
								Notes Size Document Number C SCH-	96101 PDF: SPF-96101 Rev A
IL	,				,		2	Date: Monday, September 29, 202	6 Sheet 2 of 10
	5		4	1	2	1	4	1	











TJA1






TJA2







Changelog							
Rev.	Date	Ву	Description				
X0-X4	2025-09-11	YT (CTO SI)	Initial schematic development and format changes				
X5	2025-09-12	YT (CTO SI)	Added correct shielding circuit to ethernet connectors and power consumption information				
X6	2025-09-17	YT (CTO SI)	Added DIP for SJA1110 boot options. Replaced Cortex Debug with right-angle. Added level shifter to 1V8 for MDIO				
X7	2025-09-18	YT (CTO SI)	Fixed bug where Reset pin from Debug header was not connected. Improved power network around SJA1110				
X8	2025-09-19	YT (CTO SI)	Removed two extra caps at SJA1110 VDDIO_GPIO				
X9	2025-09-24	YT (CTO SI)	Added custom pre-programmed PN for PF5103. Fixed PGOOD LED circuit.				

