	Table of Contents
P01	Cover
P02	Notes
P03	CSI to RPi
P04	Changelog


Revisio	n History		
Rev.	Date	Ву	Description
X0-X6	2025-09-12	YT (CTO SI)	Initial schematic development and format changes
Α	2025-09-25	YT (CTO SI)	Schematic is released




NOTES:

- 1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- 3. Greyed out components indicate Do Not Populate (DNP) during assembly.
- 4. Special signal usage:
 _B denotes an active-low signal.
 _P and _N denote a differential signal.
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.
- 6. All SILK display properties will be in this color
- 7. All schematic annotations will be in this color

		System Innovation
		High Tech Campus 60 5856 AG Eindhoven, The Netherlands
rocurement or manu	facture in whol	proprietary to NXP and shall not be used for engineering design, le or in part without the express written permission of NXP Semiconductors. Classification: Company Internal/Proprietary
Designer:	Drawing	g Title:
Youri Tile		X-MR-NAVQ95E-CAM
TOUR THS		A-WIT-NAV GSSE-CAM
Drawn by:	Page Ti	
	Page Ti	
Drawn by:	Page Ti Size C	itle:





Changelog					
Rev.	Date	Ву	Description		
X0-X5	2025-09-12	YT (CTO SI)	Initial schematic development and format changes		
X6	2025-09-16	YT (CTO SI)	Changed 2.21k resistors to 2.2k		

