# DIGITAL DESIGN

LAB1 USING VIVADO + EGO1

2022 SUMMER TERM

• Sakai site: CS211-M22

• E-mail: wangq9@mail.sustech.edu.cn

• QQ group: 257047330 Keyword: CS211CS211

Office Hour

• Thursday, 9:00~11:00; Room 110, South Tower, College of Engineering

Lab Grading Criteria

- 5% Lab quizzes
- 20% Lab assignments
  - 5% for each assignment, plus 5% for in-class assignment during the last lab session.
- 15% Project
- No acceptance for late homework




### EXPERIMENTAL SUITE: VIVADO 2017 + EGO1



- vivado 2017:
  - Vivado is a design environment for FPGA products from Xilinx, and is tightly-coupled to the architecture of such chips, and cannot be used with FPGA products from other vendors.
  - Vivado enables developers to <u>synthesize</u> (compile) their designs, perform <u>timing analysis</u>, examine <u>RTL</u> diagrams, simulate a design's reaction to different stimuli, and configure the target device with the <u>programmer</u>.
  - The version we choose is vivado 2017
- Installation of vivado (20 G free hard disk space above is suggested, more for higher version)
  - Attention: the name of the directory which includes installation package MUST NOT containing Chinese character!

# EGO1





编号	描述	编号	描述
1	VGA接口	9	5个按键
2	音频接口	10	1个模拟电压输入
3	USB转Type-C接口	11	1个DAC输出接口
4	USB接口	12	SRAM存储器
5	2个4位数码管	13	SPI FLASH存储器
6	16个LED灯	14	蓝牙模块
7	8个拔码开关	15	通用扩展接口
8	1个8位DIP开关		

## VIVADO(2017.4) INSTALLATION (TIPS1)

- ftp://10.20.118.226/ account: ftp-d-logic password: ggsddu
- https://dl.cra.moe/download/FPGA/









## VIVADO INSTALLING (TIPS2)


#### Select only what is needed





#### At the end of installing, load license



1. Create project, select "rtl type", select the corresponding FPGA chip name








Tips: FPGA Chip(Artix 7 xc7a35t-1CSG324-1) is embedded in EGO1 board

2. Add source file, simulation file and constraints file








- 3.Following the steps to verify the function and generate bitstream file which is used to program FPGA chip
  - 1) Do the simulation to verify the function of the designed Circuit
  - 2) After simulation ,there will be a waveform which records the states of circuit's input and output signals
  - 3) if the function of circuit is ok, run synthesis, then run implements
  - 4) after implementation is finished, Generate Bitstream, there will be a .bit file which will be used to program device


- 4. Connect EGO1 board with PC
  - USB typeC interface
- 5. Turn on the EGO1 board
- 6. Use the "open target" to connect the vivado project with EGO1 board





- 7. Right click "program device", then choose the device name.
- 8. Select the bitstream file, and click "program" button.
- 9. While the led on EGO1 flashes, it means the bit file has been written into the device.
- 10. Do the testing on the EGO1 board.





### PRACTICE 1

- Design a circuit run on EGO1 board, using 16 switches to control the display of 16 leds, led turns light when the corresponding switch is 1.
  - 1. Use two ways to append source file into project: add file, and create file
  - 2. Use two ways to append simulation file into project: add file, and create file
  - 3. Use three ways to append constraints file into project: add file, create file, and I/O planning
  - 4. Generate bitstream and program EGO1 board
- Tips: the files are in Sakai site
  - CS211-M22 -> Resources -> Labs -> lab1