Basic Processor Implementation

Jinyang Li

What we've learnt so far

- Combinatorial logic
 - Truth table
 - ROM
- ALU
- Sequential logic
 - Clocks
 - Basic state elements (SR latch, D latch, flip-flop)



Today's lesson plan

• Implement a basic CPU

Our CPU will be based on RISC-V instead of x86

• 3 popular ISAs now

	ISA Key advantage		Who builds the processors?	Where are the processors used?	
CISC Complex Instruction Set	x86	Fast	Intel, AMD	Server (Cloud), Desktop, Laptop, Xbox console	
RISC	ARM	Low power (everybody can license the design from ARM Holdings for \$\$\$)	Samsung, NVIDIA, Qualcomm, Broadcom, Huawei/HiSilicon	Phones, Tablets, Nintendo console, Raspberry Pi	
Reduced Instruction Set	RISC-V	Open source, royalty-free	Western digital, Alibaba	Devices (e.g. SSD controlers)	

RISC-V at a high level

		RISC-V	X86-64
	# of registers	32	16
similarities _	Memory	Byte-addressable, Little Endian	Byte-addressable, Little Endian

Why RISC-V is much simpler?

Fewer instructions	50+ (200 manual pages)	1000+ (2306 manual pages)
Simpler instruction encoding	4-byte	Variable length
Simpler instructions	 Ld/st instructions load/store memory to/from register Other instructions take only register operands 	 Instructions take either memory or register operands Complex memory addressing modes D(B, I, S) Prefixes modify instruction behavior

Basic RISC-V instructions

Registers: x0, x1, x2,..., x31 64-bit

Data transfer	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]
	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5
Arithmetic-logical	addition	add x5, x6, x7	x5 = x6 + x7
Logical	substraction	sub x5, x6, x7	x5 = x6 - x7
	bit-wise and	and x5, x6, x7	x5 = x6 & x7
	bit-wise or	or x5, x6, x7	x5 = x6 x7
Conditional Branch	Branch if equal	beq x5, x6, 100	If (x5==x6) go to PC+100


RISC-V instruction formats

- All instructions are 32-bit long
 - Several formats encoding operation code (opcode), register numbers ...

Name	Field						Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format
							•


Opcode determines type of instruction

R-type: arithmetic logic instructions




	opcode	funct3	funct7
add	0110011	000	0000000
sub	0110011	000	0100000
xor	0110011	100	0000000

I-type: loads and immediate arithmetic



S-type: stores



Specify which instruction

rs1: base address register number

rs2: source operand register number

immediate: offset added to base address


* Split so that rs1 and rs2 fields always in the same place


	opcode	funct3
Sw (store word)	0100011	010
sd (store doubleword)	0100011	111

Instruction Execution


- PC → fetch instruction from memory
- Register numbers → which register to read/write in register file
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch comparison
 - Access data memory for load/store
 - PC ← either target address (branch) or PC + 4

1d x5, 40(x6)x5 = Memory[x6+40]Instruction Register file Data memory Memory Read → Read-reg-1 PC data → address ALU Data-1 address data Read-reg-2 Read ► Write-reg data-2 ► Write-data 64-bit register






Instruction Execution



Data path vs. Control




Building a Datapath

- Datapath: elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will refine our overview datapath design next...


R-type Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result




a. Registers b. ALU

R-Type/Load/Store Datapath



Full Datapath



ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract (for comparison)
 - R-type: F depends on opcode


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract

ALU Control


- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	ALUOp	Operation	Opcode field	ALU function	ALU control
ld	00	load register	XXXXXXXXXX	add	0010
sd	00	store register	XXXXXXXXXX	add	0010
beq	01	branch on equal	XXXXXXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001


Datapath With Control




R-Type Instruction



Load Instruction



BEQ Instruction



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining