Basic processor Implementation

Jinyang Li

What we've learnt so far

- Combinatorial logic
 - Muxes, Decoders, ...
 - ALU
- Sequential logic
 - State elements (SR latches, D-latches, Flip-flops, Register files)
 - Finite state machines
- RISC-V instructions


Today's lesson plan

- Basic single-cycle CPU design
- Pipelining idea and challenges

RISC-V Instruction Execution


- PC → fetch instruction from memory
- Register numbers → which register to read/write in register file
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch comparison
 - Access data memory for load/store
 - PC ← either target address (branch) or PC + 4

$1d \times 5, 40(\times 6)$




64-bit register


add x5, x6, x7 x5 = x6 + x7add-Instruction Register file Data memory memory Read Read-reg-1 data-1 PC address data ALU address data Read-reg-2 Read Write-reg data-2 Write-data



Instruction Execution




Data path vs. Control




Building a Datapath

- Datapath: elements that process data and addresses in the CPU
 - Registers, ALUs, memories, ...
- We will refine our overview datapath design next...

R-Type/Load/Store Datapath



Full Datapath



ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract (for comparison)
 - R-type: F depends on opcode


ALU control lines	Function	
0000	AND	
0001	OR	
0010	add	
0110	subtract	

ALU Control

 Assume a "Control" combinatorial logic that outputs 2-bit ALUOp derived from opcode


opcode	ALU Op	Operation	func7	func3	ALU function	ALU control
Id	00	load register	xxxxxx	xxx	add	0010
sd	00	store register	XXXXXX	xxx	add	0010
beq	01	branch on equal	XXXXXX	XXX	subtract	0110
R-type	10	add	000000	000	add	0010
		subtract	010000	000	subtract	0110
		AND	000000	111	AND	0000
		OR	000000	110	OR	0001

Datapath With Control



R-Type Inst


funct7 rs2 rs1 funct3 rd opcode



$1d \times 5, 40(\times 6)$

Load Inst


immediate	rs1	funct3	rd	opcode
-----------	-----	--------	----	--------



beq x5, x6, 100

BEQ Instruction


	rs2	rs1	funct3		opcode
--	-----	-----	--------	--	--------



Performance Issues


- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Not feasible to vary clock period for different instructions
- Next lectures: We will improve performance by pipelining

Single-cycle CPU uses a slow clock



Clock cycle >= 800 ps

Pipelining: a laundry analogy



RISC-V Pipeline

- Five stages:
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register

Pipeline Performance Single-cycle (T_c= 800ps) Program 400 200 600 800 1000 1200 1400 1600 1800 execution Time order (in instructions) Instruction Data Reg ld x1, 100(x4) ALU Reg fetch access Instruction Data Reg 800 ps ld x2, 200(x4) ALU Reg fetch access Instruction 800 ps ld x3, 400(x4) fetch 800 ps Pipelined (T_c= 200ps) Program 200 400 600 800 1000 1200 1400 execution Time order (in instructions) Instruction Data Reg Reg ALU ld x1, 100(x4) fetch access Instruction Data Reg ALU Reg ld x2, 200(x4) 200 ps fetch access Instruction Data Reg Reg 200 ps ALU ld x3, 400(x4) fetch access

200 ps 200 ps 200 ps

200 ps

200 ps

Pipeline Speedup

- Pipelining increases throughput (instructions/sec)
 - Latency (time for each instruction) does not decrease
- If all stages are balanced (i.e., all take the same time)
 - throughput_{pipelined} = number-of-stages * throughput_{nonpipelined}
 - If not balanced, speedup is less



Throughput = 1/time between instructions

Pipelining and ISA Design

- RISC-V ISA is designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage

Pipeline challenges: hazards


- Situations that prevent starting next instruction in the next cycle
- Structure hazard
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its write
- Control hazard
 - Which instruction to execute depends on previous instruction

Structure Hazards

- Conflict use of a single resource
- Example: Suppose CPU uses a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Solution: Use separate instruction/data memories


Data Hazards

• An instruction depends on the previous instruction to complete its write




Control hazard

Wait until branch outcome is determined before fetching next instruction



Control hazard

• Wait until branch outcome is determined before fetching next instruction



Summary

- Basic single-cycle CPU design
 - Data path vs. control path
 - Clock frequency is limited by the longest delay
- Pipelining idea and challenges
 - Parallel processing of different stages of an instruction's execution
 - RISC-V 5-stage pipeline (IF, ID, EXE, MEM, WB)
 - Pipeline hazards: structure, data, control