# **Isolation & Virtual Memory**

Jinyang Li

# Layered organization

User Applications









**Operating System** 





#### **Software**


**Hardware** 



Memory

I/O


Goal: Isolation -- failure of one running program must not affect another



Isolation is provided by OS using special hardware primitives

#### **Process**

- What is a process?
  - An instance of a running program
- Program vs. Process
  - Program: a passive collection of instructions
  - Process: the actual execution of those instructions
- OS assigns different processes different process id
  - getpid() system call returns id of current process
  - Command ps list all processes, kill terminates a process




Upon program startup, OS creates a process. Process asks for OS services through system calls (*getpid, read, write*).

Syscalls are listed in manual section 2 type "man 2 getpid"


Our simplified "Mental Model" of program execution



Question: how does a CPU execute >1 programs "simultaneously"?





1. OS assigns different processes different memory regions




2. OS saves/restores CPU state in memory to switch execution of one process to another every ~10ms

**Memory** 





2. OS saves/restores CPU state in memory to switch execution of one process to another every ~10ms



Challenge: how to prevent a process from reading/writing another process's memory?!


# Processes need to share memory safely

- (Simplicity) Processes are loaded at the same addresses
  - e.g. Linker/loader can handle different processes with the same code
- (Isolation) One process cannot access another process' memory
  - Process X cannot overwrite data in process Y
  - Process X cannot peek sensitive data in process Y

#### How?

Virtual Memory

## Hardware solution: Virtual addressing



#### **Address Translation – Strawman**

Provide MMU with a mapping table at byte granularity

Map each virtual address into a physical address

Virtual address	Physical address		
0x58	0x10	CPU 0x0058	
0x59	0x11		
		PC: 0x000058  Wemory Management Unit 0x0050  Virtual address  MMU  0x0048	
mapping table		IR: movq (%rax), 0x38 0x0040 0x0038	
		RBX: 0x1 0x0030 0x0028	
		0x0020 0x0018 Physical address 0x10	0x1
Question: What is the size of mapping table?			Memory

For 64-bit address, size is 2<sup>64</sup>

data: 0x1


## **Address Translation – Page**

Problem: Mapping table too big

Solution: map at a coarser granularity

- Divide memory into fixed-size pages.
- Page table: map virtual pages to physical pages.


- 4-bit virtual and physical addresses
- 4-byte page size




Question: for 32-bit address, 4KB page size, how many pages?

Answer:  $2^{32}/2^{12}=2^{20}$  pages

- Not all virtual pages are used
  - On 64-bit machine, vast majority of virtual pages are unused




What does the mapping table look like?




- What does the mapping table look like?
  - An array of integers (Page Table Entry, PTE)


index of array is virtual page number




PTE is physical page number For 2<sup>x</sup> page size, PTE's least significant x bits can be used for other purposes e.g. indicate PTE validity




How to translate from virtual to physical address?



How to translate from virtual to physical address?





How to translate from virtual to physical address?




## Each process has its own page table

OS switches CPU to execute p1 instead of p2






# Recap: Linux address space




#### **Address Translation: 32-bit address**

- Page size: 4 KB (2<sup>12</sup>)
- How many virtual pages?
- How many bits for virtual page number (VPN)?
- How many bits for page offset?



#### **Address Translation: 32-bit address**

- Page size: 4 KB (2<sup>12</sup>)
- What's the size of each PTE?




#### **Address Translation: 32-bit address**

- Page size: 4 KB (2<sup>12</sup>)
- How many PTEs in the page table?  $2^{32}/2^{12} = 2^{20}$
- What's the size of page table?  $2^{20}*2 = 4MB$

#### **Address Translation: 64-bit address**

- Page size: 4 KB (2<sup>12</sup>)
- How many virtual pages?
- How many bits for virtual page number (VPN)?
- How many bits for page offset?



#### **Address Translation: 64-bit address**

- Page size: 4 KB (2<sup>12</sup>)
- What's the size of each PTE?
- How many PTEs in the page table?

$$2^{64}/2^{12} = 2^{52}$$



4 Petabyte!!

Possible solution: Enlarge page size? e.g. 256MB (2<sup>28</sup>) page size

### This lecture

- Multi-level page tables
- Demand paging
- Accelerating address translation

# Multi-level page tables

Problem with 1-level page table:

 For 64-bit address space and 4KB page size, page table is much too large

$$\frac{2^{64}}{2^{12}} = 2^{52}$$
 # of pages in 64-bit address space = # of page table entries required page size

# Multi-level page tables

#### **Problem**


how to reduce # of page table entries required?

#### Solution

- Multi-level page table
  - A tree of "page tables"

# 2-level Paging Example


- 6-bit virtual and physical address, 4-byte page
- 2-level page table



# 2-level Paging Example


- 6-bit virtual and physical address, 4-byte page
- 2-level page table

Suppose a process has only two 2 mapped virtual pages




# 2-level Paging Example


how to perform address translation?





# X86\_64 supports 4-level page table




## Multi-level page tables on X86\_64








4-level page table





4-level page table


Virtual Address: 0x80801fffa8





CPU Register: CR3





















### **Review Virtual Address**

How can each process have the same virtual address space?

- OS sets up a separate page table for each process
- When executing a process p, MMU uses p's page table to do address translation.

# Virtual Address Space For Each Process



Memory Allocation (e.g., p = sbrk(8192))


#### User program to OS:

Declare a virtual address range from p to p + 8192 for use by the current process.

#### OS' actions:


Allocate the physical page and populate the page table.






1. OS adds [0x80801fffa8, 0x80801fffa8+8192) to the process' virtual address info

current process' page table



current process' page table




address info 2. MMU tells OS entry 1 is missing in the page at

0xfa8


Page Offset

3. OS constructs the mapping for the address.


current process' page table (Page fault handler)




3. OS constructs the mapping for the address. (*Page fault handler*)



current process' page table




```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table


```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

2. OS constructs the mapping for the address. (*Page fault handler*)


```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

3. OS tells the CPU to resume execution

```
char *p = (char *)sbrk(8192); // p is 0x80801fffa8
p[0] = 'c'
p[4096] = 's' //0x8080200fa8
```



current process' page table

4. MMU translates the address again and access the physical memory.

## Questions

What is the minimal page table size on 64 bit machine?

### 4 pages

Given the minimal page table, how many physical pages it can refer to?

$$\frac{2^{12}}{2^3} \qquad \begin{array}{c} \text{page size} \\ \text{size of each page table entry} \end{array}$$

## **Understanding Seg Fault**

- Where does segmentation fault come from?
- Address translation fails due to 2 reasons
  - MMU reads a missing page table entry (PTE)
    - PTE's present bit is unset
  - MMU reads a PTE with wrong permission for the access
    - write bit is unset for a write access
    - OS bit is set for user program access
- MMU generates "page fault", to be handled by OS
- OS either fixes the problem (e.g. demand paging) or aborts process with "segmentation fault"

## **Memory Access Cost**


Memory access latency

- 100 ns
- − 160 ~ 200 CPU cycles


Instructions that do not involve memory access can execute very quickly:

– Instructions per CPU cycle >= 1

# Address translation is potentially very costly




# Address translation is potentially very costly



### Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers




- Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit, PA = TLB[Index].PPN + Offset
  - a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

### Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
   Calculate VPN



- - a VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,

a. On TLB miss


Go though page table to get PPN Buffer the result in TLB

#### **Example:**

- VPN = 0x1234 >> 12 = 0x1
- TLB Index = 0x1 % 4 = 1
- Check TLB[1].VPN which is VP1
- On TLB hit, PA = 0x234 + PP3 = 0x3234

### Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
   Calculate VPN



2. Check TLB

- a. Index = VPN % 4
- b. Check if TLB[Index].VPN == VPN
- c. On TLB hit,

a. On TLB miss


Go though page table to get PPN Buffer the result in TLB

#### **Example:**

- 1. VPN = 0x2234 >> 12 = 0x2
- TLB Index = 0x2 % 4 = 2
- Check TLB[2]. VPN which is Empty
- Go through the page table

### Translation lookaside buffer (TLB)

- Small cache in MMU
- Maps virtual page numbers to physical page numbers
   Calculate VPN



2. Check TLB

- a. Index = VPN % 4
- b. Check if TLB[Index].VPN == VPN
- c. On TLB hit,

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

#### **Example:**

- 1. VPN = 0x2234 >> 12 = 0x2
- TLB Index = 0x2 % 4 = 2
- Check TLB[2]. VPN which is Empty
- Go through the page table
- Buffer the result in TLB

## Latency


### Memory access

Hundreds of CPU cycles


#### TLB access

Only a couple of CPU cycles

## **Summary**



## **More on TLBs**



- 1. Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,


PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB: access 0x1234, TLB Miss




- Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,
    - PA = TLB[Index].PPN + Offset
  - a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

TLB:

access 0x1234, TLB Miss, cache VP1<->PP3



- Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,

PA = TLB[Index].PPN + Offset


a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

#### TLB:

access **0x1234**, TLB Miss, cache VP1<->PP3 access **0x5234**, TLB Miss, evict VP1<->PP3, cache VP5<->PP8



- Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB


Both 0x1234 and 0x5234 go to the entry 1

### TLB:

access 0x1234, TLB Miss, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3



- 1. Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

### TLB:


access 0x1234, TLB Miss, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

access 0x5234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

### TLB eviction due to conflict!



- Calculate VPN
  - a. VPN = VA >> 12
- 2. Check TLB
  - a. Index = VPN % 4
  - b. Check if TLB[Index].VPN == VPN
  - c. On TLB hit,

PA = TLB[Index].PPN + Offset

a. On TLB miss

Go though page table to get PPN Buffer the result in TLB

Both 0x1234 and 0x5234 go to the entry 1

### TLB:

access 0x1234, TLB Miss, cache VP1<->PP3


access 0x5234, TLB Miss, evict VP1<->PP3, cache VP5<->PP8

access 0x1234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3


access 0x5234, TLB Miss, evict VP5<->PP8, cache VP1<->PP3

TLB eviction due to conflict! → Multi-set associative TLB


## **Multi-set associative TLB**



## **Multi-set associative TLB**




## **Multi-set associative TLB**



```
→ access 0x11234, TLB Miss
  access 0x21234
  access 0x11234
  access 0x21234
                                                         Page Offset
                Tag
                                         Set Index
63
                                                   12 11
                 0x1
                                            0x1
                                                            0x234
         Set 0
                                                             Tag
                                 Tag
         Set 1
                                 Tag
                                               Tag
        Set 15
                        PPN
                                                             Tag
                         TLB (16 sets, 4 way associative)
```


→ access 0x11234, TLB Miss, cache the translation result access 0x21234 access 0x11234 access 0x21234
Tag
Set Index



```
access 0x11234, TLB Miss, cache the translation result
→ access 0x21234, TLB Miss,
 access 0x11234
 access 0x21234
                Tag
                                                         Page Offset
                                        Set Index
63
                                                  12 11
                 0x2
                                                            0x234
                                            0x1
        Set 0
                                               Tag
                                                             Tag
                                 Tag
        Set 1
                                               Tag
       Set 15
                        PPN
                                                             Tag
                        TLB (16 sets, 4 way associative)
```


access 0x11234, TLB Miss, cache the translation result

→ access 0x21234, TLB Miss, cache the translation result
access 0x11234
access 0x21234



access 0x11234, TLB Miss, cache the translation result

→ access 0x21234, TLB Miss, cache the translation result
access 0x11234
access 0x21234



access 0x11234, TLB Miss, cache the translation result access 0x21234, TLB Miss, cache the translation result access 0x11234, TLB Hit access 0x21234, TLB Hit

