
Pipelined CPU


Jinyang Li

Based on the slides of Patterson and Hennessy


What we've learnt: basic 5-stage pipeline (datapath)



Pipelined Control (Simplified)



Pipelined Control




Data Hazards in ALU Instructions


Example instruction sequence:

```
sub x2, x1,x3
and x12,x2,x5
or x13,x6,x2
add x14,x2,x2
sd x15,100(x2)
```


- Solution: forwarding (aka bypassing)
 - Use result after it's computed; don't wait for it to be stored in register

Data hazard in ALU instructions







Using forwarding to resolve data hazard (cycle-4)



Using forwarding to resolve data hazard (cycle-5)



Forwarding Paths



Detecting when to use forwarded data

- Pass register numbers along pipeline
 - e.g., ALU operand register numbers (in EX stage) are:
 - ID/EX.RegisterRs1, ID/EX.RegisterRs2
- Data hazards when
 - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
 - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2
 - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
 - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2

EX-hazard:

Fwd from EX/MEM pipeline reg

Mem-hazard: Fwd from MEM/WB pipeline req

Detecting when to use forwarded data

- But only if forwarding instruction will write to a register!
 - EX/MEM.RegWrite, MEM/WB.RegWrite

- And only if Rd for that instruction is not x0
 - EX/MEM.RegisterRd ≠ 0,
 MEM/WB.RegisterRd ≠ 0


XO is always O in RISC-V

Double Data Hazard

Consider the sequence:


```
add x1,x1,x2
add x1,x1,x3
add x1,x1,x4
```

- Both EX- Mem-hazards occur
 - use the most recent
 - aka, only fwd Mem-hazard if EX hazard condition isn't true



Load-Use Data hazard Detection

Load-use hazard cannot be resolved using forwarding alone



- Check load-use hazard using condition
 - ID/EX.MemRead and ((ID/EX.RegisterRd = IF/ID.RegisterRs1) or (ID/EX.RegisterRd = IF/ID.RegisterRs1))
- If detected, stall and insert bubble


How to Stall the Pipeline (aka insert bubble)


- Force control values in ID/EX register to 0
 - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
 - Current instruction is decoded again
 - Following instruction is fetched again
 - 1-cycle stall allows MEM to read data for 1d
 - Can subsequently forward to EX stage

Load-Use Data Hazard




Program
execution
order
(in instructions





Branch Hazard

If branch outcome is determined in MEM




Reducing Branch Delay


 Add hardware to determine branch outcome earlier (e.g. ID instead of MEM) → fewer instructions to flush

```
36:
     sub x10, x4, x8
     beq x1, x3, 16
                      // PC-relative branch
40:
                       // to 40+16*2=72
44:
     and x12, x2, x5
48:
     orr
         x13, x2, x6
52:
     add x14, x4, x2
         x15, x6, x7
56:
     sub
72:
     ld
          x4, 50(x7)
```


How many instructions to flush if branch outcome is known in ID?



Branch determined in ID and is taken



Branch determined in ID and is taken




Dynamic Branch Prediction

- Our simple 5-stage pipeline's branch penalty is 1 bubble, but
 - In deeper pipelines, branch penalty is more significant
- Solution: dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

1-Bit Predictor: Shortcoming


Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor

Only change prediction on two successive mispredictions



Calculating Branch Target (needed if branch is predicted taken)

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch
- Branch target buffer
 - Cache of target addresses
 - Indexed by PC when instruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately

Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
- Exception
 - Arises within the CPU
 - e.g., undefined opcode, syscall, memory permission error, divide by zero, ...
- Interrupt
 - From an external I/O controller
- Dealing with them without sacrificing performance is hard

Handling Exceptions

- Save PC of offending (or interrupted) instruction
 - In RISC-V: Supervisor Exception Program Counter (SEPC)
- Save indication of the problem
 - In RISC-V: Supervisor Exception Cause Register (SCAUSE)
- Jump to handler (aka code in OS kernel)
 - Assume at 0000 0000 1C09 0000_{hex}
- OS's handler does either of the following:
 - Take corrective action; restart offending instruction
 - Terminate program; report cause

An Alternate Mechanism

- Vectored Exception/Interrupts (x86)
- Vector index (interrupt descriptor) specifies cause of exception
 - E.g. in x86, 0 (divide by zero), 6 (invalid opcode), ...
- OS sets up the Interrupt Descriptor Table
 - IDT[i] contains handler address, where I is vector index.

Exceptions in a Pipeline

- Another form of control hazard
- Consider malfunction on add in EX stage

add
$$x1$$
, $x2$, $x1$

- Prevent x1 from being clobbered
- Complete previous instructions
- Flush add and subsequent instructions
- Save PC (of offending instruction) in SEPC and set SCAUSE with cause
- Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

Summary

- Pipeline increases throughput by overlapping execution of multiple instructions
- Pipeline hazard
 - Structure (solution: add resources)
 - Data (solution: forwarding)
 - Control (next class)
- Pipeline stalls