Recall: RFLAGS register is used for control flow

- RFLAGS contain different status flags
 - ZF, SF, CF, OF
- Certain instructions set status flags
 - Regular arithmetic instructions
 - Special flag-setting instructions instructions
- Instructions that read RFLAGS to...
 - set register values
 - determine value of %rip

Today's lesson plan

- Special instructions that set RFLAGS
 - Cmp, test
- Instructions that read RFLAGS to set register values
 - Set
- Instructions that (read RFLAGs to) set %rip
 - jmp

Status flags summary

flag	status
ZF (Zero Flag)	set if the result is zero.
SF (Sign Flag)	set if the result is negative.
CF (Carry Flag)	Overflow for unsigned-integer arithmetic
OF (Overflow Flag)	Overflow for signed-integer arithmetic

Arithmetic instructions set RFLAGS, e.g. add, inc, and, sal lea, mov do not set RFLAGS

Instructions that set RFLAGS: cmp

```
cmpq src, dst
```

- Like **subq** src, dst except dst is unchanged
- Set CF, ZF, SF and OF appropriately

		_
0x000068	•••	
0x000060	cmpq %rax, (%rsi)	← %rip
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0x000000	
0x000010		
	Memory	

CPU		
RIP:	0x000060	
RAX:	0x000001	
RBX:		
RCX:		
RDX:		
RSI:	0x000018	
RDI:		
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

		_
0x000068		← %rip
0x000060	cmpq %rax, (%rsi)	
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		ļ
0x000018	0x000000	
0x000010		
	Memory	

CPU	
RIP:	0x000068
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	0 SF: 1
CF:	1 OF: 0

Instructions that set RFLAGS: test

```
testq src, dst
```

- Like andq src, dst except dst is unchanged
- Set ZF, SF appropriately

Questions

testq %rax, %rax

- When is ZF set?
- When is SF set?

Instructions that read RFLAGS: set

setX dst

- Set dst to 1 (or 0) if condition is true (or false).
- Suffix (X) indicates which condition to test for
 - Truthfulness of condition depends on status flags in RFLAGS.
- dst is a 1-byte register or a byte in memory.

setX dst

cmpq a, b
setX dst

SF:true, OF:true ← cmpq a=0xfff...ff, b=0x7f..ff
SF:false, OF:false

setX	Condition	Description
sete	ZF	Equal / Zero
setne	~ZF	Not Equal / Not Zero
sets	SF	Negative b >= a
setns	~SF	Nonnegative
setg	~ (SF^OF) &~ZF	Greater (Signed)
setge	~ (SF^OF)	Greater or Equal (Signed)
setl	(SF^OF)	Less (Signed)
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)
setb	CF	Below (unsigned)

1 byte register

%rax	%al	%r8	%r8b
%rbx	%bl	%r9	%r9b
%rcx	%cl	%r10	%r10b
%rdx	%dl	%r11	%r11b
%rsi	%eil	%r12	%r12 b
%rdi	%dil	%r13	%r13b
%rsp	%spl	%r14	%r14b
%rbp	%bp	%r15	%r15 b
	لب 1 byte		لہا 1 byte


Example

```
long gt (long x, long y)
{
  return x > y;
}
```




Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # cmpq y x
setg %al # set when >
movzbq %al, %rax # zero extend %rax
```




CPU	
RIP:	0x000048
RAX:	0xffffffffffffff
RBX:	
RCX:	
RDX:	
RSI:	0x1
RDI:	0x2
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0
•••	




setg	~(SF^OF) &~ZF
------	---------------

CPU		
PC:	0x000050	
RAX:	0xffffffffffffff	
RBX:		
RCX:		
RDX:		
RSI:	0x1	
RDI:	0x2	
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	



CPU	
RIP:	0x000058
RAX:	0xffffffffffffff <mark>01</mark>
RBX:	
RCX:	
RDX:	
RSI:	0x1
RDI:	0x2
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0



CPU	
RIP:	0x000060
RAX:	0x000000000000000001
RBX:	
RCX:	
RDX:	
RSI:	0x1
RDI:	0x2
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0

Today's lesson plan


- Special instructions that set RFLAGS
 - Cmp, test
- Instructions that read RFLAGS to set register values
 - Set
- Instructions that (read RFLAGs to) set %rip
 - jmp

(Unconditional) jump instruction


jmp label

- Transfer control to a different point in the instruction stream by changing %rip
- Label specifies the address to jump to
- jmp is like goto

```
addq %rsi, %rdi
jmp .L1
movq %rdi, %eax
.L1
movq %rdi, %rbx
```




CPU	
RIP:	0x000048
RAX:	0x0
RBX:	0x0
RCX:	
RDX:	
RSI:	0x1
RDI:	0x2
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0
	•••



CPU	
RIP:	0x000050
RAX:	0x0
RBX:	0x0
RCX:	
RDX:	
RSI:	0x1
RDI:	0x3
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0

0x000068				CPU
0x000060	movq %rdi, %rbx	. <i>L1</i> ← %rip	RIP:	0x000060
0x000058	movq %rdi, %eax			
0x000050	jmp .L1		RAX:	0x0
0x000048	addq %rsi, %rdi		RBX:	0x0
0x000040				OXO
0x000038			RCX:	
0x000030			RDX:	
0x000028			RSI:	0x1
0x000020		ļ	RDI:	0x3
0x000018			RSP:	
0x000010			RBP:	
	Memory	J	ZF:	0 SF: 0
			CF:	0 OF: 0




Conditional jump instruction


jX label

If condition X is met, jump to the label

jX	Condition	Description
je	ZF	Equal / Zero
jne	~ZF	Not Equal / Not Zero
js	SF	Negative
jns	~SF	Nonnegative
jg	~(SF^OF) &~ZF	Greater (Signed)
jge	~(SF^OF)	Greater or Equal (Signed)
jl	(SF^OF)	Less (Signed)
jle	(SF^OF) ZF	Less or Equal (Signed)
ja	~CF&~ZF	Above (unsigned)
jb	CF	Below (unsigned)



CPU	
RIP:	0x000048
RAX:	0x0
RBX:	0x0
RCX:	
RDX:	
RSI:	0x1
RDI:	0x1
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0
•••	



CPU	
RIP:	0x000050
RAX:	0x0
RBX:	0x0
RCX:	
RDX:	
RSI:	0x1
RDI:	0x1
RSP:	
RBP:	
ZF:	1 SF: 0
CF:	0 OF: 0

•				CPU
0x000068			RIP:	0x000060
0x000060	movq %rdi, %rbx	. <i>L1</i> ← %rip		
0x000058	movq %rdi, %rax			
0x000050	je .L1		RAX:	0x0
0x000048	cmpq %rsi, %rdi		RBX:	0x0
0x000040			RCX:	
0x000038			RDX:	
0x000030			RSI:	0x1
0x000028			RDI:	0x1
0x000020				
0x000018			RSP:	
0x000010			RBP:	
	Manaan.		ZF:	1 SF: 0
	Memory		CF:	0 OF: 0

0x000068		← %rip
0x000060	movq %rdi, %rbx	.L1
0x000058	movq %rdi, %rax	
0x000050	je .L1	
0x000048	cmpq %rsi, %rdi	
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018		
0x000010		
	Memory	

CPU	
RIP:	0x000068
RAX:	0x0
RBX:	0x1
RCX:	
RDX:	
RSI:	0x1
RDI:	0x1
RSP:	
RBP:	
ZF:	1 SF: 0
CF:	0 OF: 0

How "if..else.." statement works

```
long compare(long x, long y)
                                    compare:
                                             %rdi, %rsi
                                       cmpq
 long result;
                                       jge
                                              .L3
 if (x > y)
                                       movl $1, %rax
   result = 1;
                                       ret
               gcc -Og -S compared.c
 else
   result = 0;
                                              $0, %rax
                                       movl
 return result;
                                       ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

How "while" works

logical right shift

```
count:
long count(unsigned long x)
                                           movq $0, %rax
  long cnt = 0;
                                           jmp .L2
  while (x != 0) {
                                           shrq %rdi
   x = x \gg 1;
                  gcc -Og -S count.c
                                           addq $1, %rax
   cnt++;
                                        .L2:
   return cnt;
                                           testq %rdi, %rdi
                                           jne .L3
                                           ret
```

Sets RFLAGS based on result of logical AND

Register	Use(s)
%rdi	Argument x
%rax	Return value

"While" Translation example

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

```
count:
   movq $0, %rax
                         long cnt = 0;
    jmp .L2
                         goto .L2
.L3:
                     .L3:
    shrq %rdi
                          x = x \gg 1
    addq $1, %rax
                         cnt = cnt + 1
                     .L2:
.L2:
                          if x != 0
    testq %rdi, %rdi
                            goto .L3
    jne .L3
    ret
                          return cnt
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

"For" Loop translation

For Version

```
for (Init; Test; Update)

Body
```



```
Init;
while (Test) {
    Body
    Update;
}
```

"Loop" Translation example

• gcc -0g -S *.c

```
long sum(long n)
{
   long s = 0;
   for (long i=0; i<n; i++){
      s += i;
   }
   return s;
}</pre>
```

```
Register Use(s)
%rdi n
%rax s
%rdx i
```

```
sum:
    movq $0, %rdx
    movq $0, %rax
    jmp .L5
.L6:
    addq %rdx, %rax
    addq $1, %rdx
.L5:
    cmpq %rdi, %rdx
    jl .L6
    ret
```