Machine Program: Arithmetic and Control

Jinyang Li

based on Tiger Wang's slides

What we've learnt so far

- Basic hardware organization
 - CPU (PC/RIP, general-purpose registers)
 - Memory (byte-addressable)
- x86 ISA
 - b, w, I, q suffix
- mov instruction
 - register to register, memory to register, register to memory
 - Addressing modes: D(Rb, Ri, S)

Today's lesson plan

- Arithmetic instructions
- Control instructions

The lea instruction

leaq Source, Dest

 load effective address: set *Dest* to the address denoted by *Source* address mode expression

Example

000 0000		
0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	← PC
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
,	Memory	•

CPU		
PC:	0x000048	
IR:	leaq 8(%rdi),%rbx	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

Example

000 0000		
0x000060		
0x000058	movq (%rbx), %rcx	
0x000050	movq 8(%rdi), %rax	
0x000048	leaq 8(%rdi), %rbx	← PC
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
,	Memory	•

CPU		
PC:	0x000048	
IR:	leaq 8(%rdi),%rbx	
RAX:		
RBX:	0x000018	
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

A common usage of leaq

Compute expressions: $x + K^*y + d$ (K=1, 2, 4, or 8)

```
long m3(long x)
{
    return x*3;
}
leaq (%rdi, %rdi,2), %rax
```

Assume %rdi has the value of x

Arithmetic Expression Puzzle

Suppose %rdi, %rsi, %rax contains variable x, y, s respsectively

```
long f(long x, long y)
{
    leaq (%rdi,%rsi,2), %rax
    leaq (%rax,%rax,4), %rax
    return s;
}
```

Basic Arithmetic Operations

```
addq Src, Dest Dest = Dest + Src
```

subq Src, Dest Dest = Dest - Src

imulq Src, Dest Dest = Dest * Src

incq Dest = Dest + 1

decq Dest Dest = Dest - 1

negq Dest Dest = - Dest

Bitwise Operations

Src,Dest Dest = Dest << Src salq Src,Dest Dest = Dest >> Src sarq shlq Src,Dest Dest = Dest << Src shrq Src,Dest Dest = Dest >> Src Src,Dest Dest = Dest ^ Src xorq Src,Dest andq Dest = Dest & Src Src,Dest Dest = Dest | Src orq Dest Dest = ~Dest notq

Arithmetic left shift
Arithmetic right shift
Logical left shift
Logical right shift

Example

0x000060		
0x000058	addq %rax, 8(%rdi)	← PC
0x000050		
0x000048		
0x000040		
0x000038		l
0x000030		
0x000028		
0x000020	300	
0x000018	200	
0x000010	100	
	Memory	

CPU		
PC:	0x000058	
IR:	addq %rax, 8(%rdi)	
RAX:	0x000001	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

Example

		_
0x000060		
0x000058	addq %rax, 8(%rdi)	← PC
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	300	
0x000018	201	
0x000010	100	
	Memory	

CPU		
PC:	0x000058	
IR:	addq %rax, 8(%rdi)	
RAX:	0x000001	
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

Control instructions

How is control flow realized?





Control flow uses EFLAGS register

PC: Program counter

- Store memory address of next instruction
- Also called "RIP" in x86_64

IR: instruction register

Store the fetched instruction

General purpose registers:

Store operands and pointers used by program

Program status and control register:

- Contain status of the instruction executed
- All called "EFLAGS" in x86_64

EFLAGS register overview

- EFLAGS is a special purpose register
- Different bits represent different status flags
- Various instructions may set certain flags
 - regular arithmetic instructions
 - cmp, test, set instructions
- Control instructions use flags to determine control flow

EFLAGS register: **ZF**

- ZF (Zero Flag):
 - Set if the result of the instruction is zero; cleared otherwise.

```
movq $2, %rax subq $2, %rax
```

EFLAGS register: **SF**

- SF (Sign Flag):
 - Set to be the most-significant bit of the result.

```
movq $2, %rax subq $10, %rax
```

EFLAGS register: CF

- CF (Carry Flag):
 - 1. Set if adding two numbers carries out of the most significant bit
 - 2. Set if subtracting one number from the other borrows out of the most significant bit

```
movq $0, %rax
subq $1, %rax
```

EFLAGS register: OF

- OF (Overflow Flag):
 - Overflow for signed integer (2's complement) arithmetic.

CF and OF are different flags

- CPU is not aware of whether data is signed or unsigned integer:
 - OF and CF flags are set by examining carry/borrow and MSB (sign bit).
- Up to programmer/compiler to check the right flag

Status flags summary

flag	status
ZF (Zero Flag)	set if the result is zero.
SF (Sign Flag)	set if the result is negative.
CF (Carry Flag)	Overflow for unsigned-integer arithmetic
OF (Overflow Flag)	Overflow for signed-integer arithmetic

Set by arithmetic instructions, e.g. add, inc, and, sal Not set by **lea**, **mov**

0x000060	addq %rax, (%rsi)	← PC
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0xffffffff	
0x000010		
	Memory	

CPU		
PC:	0x000060	
IR:		
RAX:	0x00001	
RBX:		
RCX:		
RDX:		
RSI:	0x000018	
RDI:		
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

0x000060	addq %rax, (%rsi)	← PC
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0xffffffff	
0x000010		
	Memory	

	CPU
PC:	0x000060
IR:	addq %rax, (%rsi)
RAX:	0x00001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0

0x000060	addq %rax, (%rsi)	← PC
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030	7	
0x000028		
0x000020		ļ
0x000018	0x000000	
0x000010		
	Memory	

	CPU
PC:	0x000060
IR:	addq %rax, (%rsi)
RAX:	0x00001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	1 SF: 0
CF:	1 OF: 0

src	dest	operation	ZF	SF	CF	OF
0xfffffff	0x1	addl				
0xfffffff						
0xfffffff						
0xfffffff						

src	dest	operation	ZF	SF	CF	OF
0xfffffff	0x1	addl	1	0	1	0
0xfffffff	0×80000000	addl				
0xffffffff						
0xffffffff						

src	dest	operation	ZF	SF	CF	OF
0xfffffff	0x1	addl	1	0	1	0
0xfffffff	0x80000000	addl	0	0	1	1
0xfffffff	0x80000000	subl				
0xfffffff						

src	dest	operation	ZF	SF	CF	OF
0xfffffff	0x1	addl	1	0	1	0
0xfffffff	0x80000000	addl	0	0	1	1
0xfffffff	0x80000000	subl	0	1	1	0
0xfffffff	0x1	subl				

src	dest	operation	ZF	SF	CF	OF
0xfffffff	0x1	addl	1	0	1	0
0xfffffff	0x80000000	addl	0	0	1	1
0xfffffff	0x80000000	subl	0	1	1	0
0xfffffff	0x1	subl	0	0	1	0

Compare two numbers

cmpq a, b

- Like subq a, b, except destination (b) unchanged
- Set CF, ZF, SF and OF appropriately

0x000060	cmpq %rax, (%rsi)	← PC
0x000058		
0x000050		
0x000048		
0x000040		ii
0x000038		1
0x000030		
0x000028		
0x000020		
0x000018	0x000000	
0x000010		
	Memory	

	CPU
PC:	0x000060
IR:	cmpq %rax, (%rsi)
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0

0x000060	cmpq %rax, (%rsi)	←PC
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0x000000	
0x000010		
	Memory	

	CPU
PC:	0x000060
IR:	cmpq %rax, (%rsi)
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	0 SF: 1
CF:	1 OF: 0

cmpq \$0x10, %rax

%rax	ZF	SF	CF	OF
0x10				
0x20				
0x0				
0x80000000000000				

cmpq \$0x10, %rax

%rax	ZF	SF	CF	OF
0x10	1	0	0`	0
0x20				
0x0				
0x80000000000000				

cmpq \$0x10, %rax

%rax	ZF	SF	CF	OF
0x10	1	0	0`	0
0x20	0	0	0	0
0x0				
0x80000000000000				

Exercises

cmpq \$0x10, %rax

%rax	ZF	SF	CF	OF
0x10	1	0	0`	0
0x20	0	0	0	0
0x0	0	1	1	0
0x80000000000000				

Exercises

cmpq \$0x10, %rax

%rax	ZF	SF	CF	OF
0x10	1	0	0`	0
0x20	0	0	0	0
0x0	0	1	1	0
0x80000000000000	0	0	0	1

Test: logical compare

testq a, b

- Like andq a, b, except destination(b) unchanged
- Set ZF, SF appropriately

Questions

```
testq %rax, %rax
  - When is ZF set?
```

- When is SF set?

Questions

```
testq %rax, %rax
  - When is ZF set? 0x0
  - When is SF set? val(%rax) < 0</pre>
```

Read status flags

setX dest

- set dest to 0 or 1 depending on the status flag (CF, SF, OF and ZF) in the EFLAGS register.
- dest is either a (1-byte) register or a byte in memory.
- Condition code suffix (X) indicates the condition being tested for.

setX dest

cmpq a, b
setX c

setX	Condition	Description	Dest is greater
sete	ZF	Equal / Zero	than source (aka lis greater than a)
setne	~ZF	Not Equal / Not Zero	,
sets	SF	Negative	
setns	~SF	Nonnegative	
setg	~(SF^OF)&~ZF	Greater (Signed)	
setge	~(SF^OF)	Greater or Equal (Sig	ned)
setl	(SF^OF)	Less (Signed)	
setle	(SF^OF) ZF	Less or Equal (Signed)
seta	~CF&~ZF	Above (unsigned)	
setb	CF	Below (unsigned)	

1 byte register

%rax	%al		%r8		%r8b
%rbx	%bl		%r9		%r9b
%rcx	%cl		%r10		%r10b
%rdx	%dl		%r11		%r11b
%rsi	%eil		%r12		%r12b
%rdi	%dil		%r13		%r13b
%rsp	%spl		%r14		%r14b
%rbp	%bpl		%r15		%r15b
	لب 1 byte	}		1	byte


Example

```
int gt (long x, long y)
{
  return x > y;
}
```




Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq %rsi, %rdi # cmpq y x
setg %al # set when >
movzbq %al, %rax # zero extend %rax
```




CPU			
PC:	0x000048		
IR:	cmpq %rsi, %rdi		
RAX:	0xfffffffffffffff		
RBX:			
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x2		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			




setg	~(SF^OF)&~ZF
1 –	1 '


CPU			
PC:	0x000050		
IR:	setq %al		
RAX:	0xffffffffffff		
RBX:			
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x2		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			



CPU			
PC:	0x000050		
IR:	setg %al		
RAX:	0xfffffffff01		
RBX:			
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x2		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		



CPU			
PC:	0x000058		
IR:	movzbl %al, %eax		
RAX:	0xffffffffff01		
RBX:			
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x2		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			




	CPU	
PC:	0x000058	
IR:	movzbl %al, %eax	
RAX:	0x000000000000000000000000000000000000	001
RBX:		
RCX:		
RDX:		
RSI:	0x1	
RDI:	0x2	
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

Jump instruction


jmp label

- Transfer control to a different point in the instruction stream by changing %rip
- Label specifies the address to jump to
- jmp is like goto


```
addq %rsi, %rdi
jmp .L1
movq %rdi, %eax
.L1
movq %rdi, %rbx
```



CPU				
PC:	0x000048			
IR:	addq %rsi,%rdi			
RAX:	0x0			
RBX:	0x0			
RCX:				
RDX:				
RSI:	0x1			
RDI:	0x2			
RSP:				
RBP:				
ZF:	0 SF: 0			
CF:	0 OF: 0			



CPU			
PC:	0x000048		
IR:	addq %rsi,%rdi		
RAX:	0x0		
RBX:	0x0		
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x3		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			



CPU			
PC:	0x000050		
IR:	jmp .L1		
RAX:	0x0		
RBX:	0x0		
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x3		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			

0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	jmp .L1		IR:	jmp .L1
0x000048	addq %rsi, %rdi		RAX:	0x0
0x000040			RBX:	0x0
0x000038				0,0
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x3
0x000010			RSP:	
•••	Memory		RBP:	
			ZF:	0 SF: 0
			CF:	0 OF: 0

0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	jmp .L1		IR:	movq %rdi,%rbx
0x000048	addq %rsi, %rdi		RAX:	0x0
0x000040			RBX:	0x0
0x000038				0.00
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x3
0x000010			RSP:	
•••	Memory		RBP:	
	, , , , , ,		ZF:	0 SF: 0
			CF:	0 OF: 0


0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	jmp .L1		IR:	movq %rdi,%rbx
0x000048	addq %rsi, %rdi		RAX:	0x0
0x000040			RBX:	0x3
0x000038				0,3
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x3
0x000010			RSP:	
•••	Memory		RBP:	
	, , , , , ,		ZF:	0 SF: 0
			CF:	0 OF: 0
				•••

Jump instruction


jX label

If condition X is met, jump to the label


jΧ	Condition	Description		
jе	ZF	Equal / Zero		
jne	~ZF	Not Equal / Not Zero		
js	SF	Negative		
jns	~SF	Nonnegative		
jg	~(SF^OF)&~ZF	Greater (Signed)		
jge	~(SF^OF)	Greater or Equal (Signed)		
jl	(SF^OF)	Less (Signed)		
jle	(SF^OF) ZF	Less or Equal (Signed)		
ja	~CF&~ZF	Above (unsigned)		
jb	CF	Below (unsigned)		



CPU			
PC:	0x000048		
IR:	addq %rsi,%rdi		
RAX:	0x0		
RBX:	0x0		
RCX:			
RDX:			
RSI:	0x1		
RDI:	0x1		
RSP:			
RBP:			
ZF:	0 SF: 0		
CF:	0 OF: 0		
•••			



CPU				
PC:	0x000048			
IR:	addq %rsi,%rdi			
RAX:	0x0			
RBX:	0x0			
RCX:				
RDX:				
RSI:	0x1			
RDI:	0x1			
RSP:				
RBP:				
ZF:	1 SF: 0			
CF:	0 OF: 0			



CPU				
PC:	0x000050			
IR:	je <i>.L1</i>			
RAX:	0x0			
RBX:	0x0			
RCX:				
RDX:				
RSI:	0x1			
RDI:	0x1			
RSP:				
RBP:				
ZF:	1 SF: 0			
CF:	F: 0 OF: 0			

0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	je .L1		IR:	je . <i>L</i> 1
0x000048	cmpq %rsi, %rdi		RAX:	0x0
0x000040			RBX:	0x0
0x000038				0,0
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x1
0x000010			RSP:	
•••	Memory		RBP:	
	1 1011101 y		ZF:	1 SF: 0
			CF:	0 OF: 0

0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	je .L1		IR:	movq %rdi,%rbx
0x000048	cmpq %rsi, %rdi		RAX:	0x0
0x000040			RBX:	0x0
0x000038				
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x1
0x000010			RSP:	
•••	Memory		RBP:	
	i iciiioi y		ZF:	1 SF: 0
			CF:	0 OF: 0

0x000060	movq %rdi, %rbx	. <i>L1</i> ← PC	CPU	
0x000058	movq %rdi, %eax		PC:	0x000060
0x000050	je .L1		IR:	movq %rdi,%rbx
0x000048	cmpq %rsi, %rdi		RAX:	0x0
0x000040		3	RBX:	0x1
0x000038				
0x000030			RCX:	
0x000028			RDX:	
0x000020			RSI:	0x1
0x000018			RDI:	0x1
0x000010			RSP:	
• • •	Memory		RBP:	
	1 1011101 y		ZF:	1 SF: 0
			CF:	0 OF: 0

Conditional Branch Example

• gcc -Og -S compare.c

```
long compare(long x, long y)
{
  long result;
  if (x > 10*y)
    result = 1;
  else
    result = 0;
  return result;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

Conditional Branch Example

• gcc -Og -S compare.c

```
long compare(long x, long y)
{
  long result;
  if (x > 10*y)
    result = 1;
  else
    result = 0;
  return result;
}
```

```
leaq (%rsi,%rsi,4), %rax
addq %rax, %rax
cmpq %rdi, %rax
jge .L3
movl $1, %eax
ret
.L3:
movl $0, %eax
ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
              cmpq %rdi, %rax
0x00...0038
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                       . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```

CPU		
PC:	0x000028	
IR:	leaq (%rsi, %rsi,4), %rax	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:	0x1	у
RDI:	0x64	Х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
              cmpq %rdi, %rax
0x00...0038
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```

	CPU	
PC:	0x000028	
IR:	leaq (%rsi, %rsi,4), %rax	
RAX:	0x5	5у
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
                                      ← PC
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```

PC:	0x000030	
IR:	addq %rax, %rax	
RAX:	0x5	5у
RBX:		
RCX:		
RDX:		
RSI:	0x1	у
RDI:	0x64	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
                                      ← PC
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```


	CPU	
PC:	0x000030	
IR:	addq %rax, %rax	
RAX:	0xa	10y
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
                                     ← PC
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```


	CPU	
PC:	0x000038	
IR:	cmpq %rdi, %rax	
RAX:	0xa	10y
RBX:		
RCX:		
RDX:		
RSI:	0x1	у
RDI:	0x64	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
                                     ← PC
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 100
 y: 1
```


	CPU	
PC:	0x000038	
IR:	cmpq %rdi, %rax	
RAX:	0xa	10y
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	х
RSP:		
RBP:		
ZF:	0 SF: 1	
CF:	1 OF: 0	
	•••	



	CPU	
PC:	0x000040	
IR:	jge .L3	
RAX:	0xa	10y
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	x
RSP:		
RBP:		
ZF:	0 SF: 1	
CF:	1 OF: 0	
	•••	



	CPU	
PC:	0x000048	
IR:	movl \$1, %eax	
RAX:	0xa	10y
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	x
RSP:		
RBP:		
ZF:	0 SF: 1	
CF:	1 OF: 0	



	CPU	
PC:	0x000048	
IR:	movl \$1, %eax	
RAX:	0x1	return
RBX:		
RCX:		
RDX:		
RSI:	0x1	У
RDI:	0x64	х
RSP:		
RBP:		
ZF:	0 SF: 1	
CF:	1 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                       . . . . . .
                  Memory
 long compare(long x, long y)
   long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```

	CPU	
PC:	0x000028	
IR:	<pre>leaq (%rsi, %rsi,4), %rax</pre>	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:	0x2	у
RDI:	0x1	Х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
   long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```

	CPU	
PC:	0x000028	
IR:	<pre>leaq (%rsi, %rsi,4), %rax</pre>	
RAX:	0xa	5у
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
                                      ← PC
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```

	CPU	
PC:	0x000030	
IR:	addq %rax, %rax	
RAX:	0xa	5у
RBX:		
RCX:		
RDX:		
RSI:	0x2	у
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
0x00...0038
              cmpq %rdi, %rax
                                      ← PC
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
  long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```


	CPU	
PC:	0x000030	
IR:	addq %rax, %rax	
RAX:	0x14	10y
RBX:		
RCX:		
RDX:		
RSI:	0x2	у
RDI:	0x1	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
                                      ← PC
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
   long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```


	CPU	
PC:	0x000038	
IR:	cmpq %rdi, %rax	
RAX:	0x14	10y
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	

```
0x00...0060 ret
0x00...0058 mov1 $0, %eax
                                       .L3
0x00...0050
              ret
0x00...0048 | mov1 $1, %eax
0x00...0040 jge .L3
                                      ← PC
0x00...0038
              cmpq %rdi, %rax
              addq %rax, %rax
0x00...0030
              leaq (%rsi,%rsi,4), %rax
0x00...0028
                      . . . . . .
                  Memory
 long compare(long x, long y)
   long result;
   if (x > 10*y)
    result = 1;
   else
     result = 0;
   return result;
 x: 1
 y: 2
```


	CPU	
PC:	0x000038	
IR:	cmpq %rdi, %rax	
RAX:	0x14	10y
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	



	CPU	
PC:	0x000040	
IR:	jge .L3	
RAX:	0x14	10y
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	



	CPU	
PC:	0x000058	
IR:	movl \$0, %eax	
RAX:	0x14	10y
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	



	CPU	
PC:	0x000058	
IR:	movl \$0, %eax	
RAX:	0x0	return
RBX:		
RCX:		
RDX:		
RSI:	0x2	У
RDI:	0x1	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

gcc -Og -S *.c

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

gcc -0g -S *.c

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

```
count:
    movq $0, %rax
    jmp .L2
.L3:
    shrq %rdi
    addq $1, %rax
.L2:
    testq %rdi, %rdi
    jne .L3
    ret
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

gcc -0g -S *.c

```
long count(unsigned long x)
{
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
    }
   return cnt;
}
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

gcc -0g -S *.c

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

gcc -Og -S *.c

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

gcc -Og -S *.c

```
long count(unsigned long x)
{
  long cnt = 0;
  while (x != 0) {
    x = x >> 1;
    cnt++;
    }
  return cnt;
}
```

```
count:
                       long cnt = 0;
   movq $0, %rax
   jmp .L2
                       goto .L2
.L3:
                   .L3:
   shrq %rdi
                       x = x \gg 1
                   cnt = cnt + 1
   addq $1, %rax
.L2:
                   .L2:
                       if x != 0
   testq %rdi, %rdi
                         goto .L3
   jne .L3
   ret
                       return cnt
```

Register	Use(s)
%rdi	Argument x
%rax	Return value

```
0x00...0060
0x00...0058 ret
0x00...0050
              jne .L3
                                         .L2
0x00...0048
              testq %rdi, %rdi
0x00...0040 addq $1, %rax
                                         .L3
0x00...0038
              shrq %rdi
               jmp .L2
0x00...0030
               movq $0, %rax
                                        ← PC
0x00...0028
                        . . . . . .
                   Memory
  long count(unsigned long x)
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
    return cnt;
  x: 4 (100)<sub>2</sub>
```

	CPU	
PC:	0x000028	
IR:	movq \$0, %rax	
RAX:		cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060
0x00...0058 ret
0x00...0050
              jne .L3
                                         .L2
0x00...0048
              testq %rdi, %rdi
0x00...0040 addq $1, %rax
                                         .L3
0x00...0038
              shrq %rdi
               jmp .L2
0x00...0030
               movq $0, %rax
                                        ← PC
0x00...0028
                        . . . . . .
                   Memory
  long count(unsigned long x)
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
    return cnt;
  x: 4 (100)<sub>2</sub>
```

	CPU	
PC:	0x000028	
IR:	movq \$0, %rax	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060
0x00...0058 ret
0x00...0050
               jne .L3
                                         .L2
0x00...0048
              testq %rdi, %rdi
0x00...0040 addq $1, %rax
0x00...0038
              shrq %rdi
                                         .L3
               jmp .L2
                                        ← PC
0x00...0030
               movq $0, %rax
0x00...0028
                        . . . . . .
                   Memory
  long count(unsigned long x)
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
    return cnt;
  x: 4 (100)<sub>2</sub>
```


	CPU	
PC:	0x000030	
IR:	jmp .L2	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060
0x00...0058 ret
0x00...0050
              jne .L3
                                         .L2← PC
0x00...0048 testq %rdi, %rdi
0x00...0040 addq $1, %rax
0x00...0038
              shrq %rdi
                                         .L3
               jmp .L2
0x00...0030
               movq $0, %rax
0x00...0028
                        . . . . . .
                   Memory
  long count(unsigned long x)
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
   return log;
  x: 4 (100)<sub>2</sub>
```


	CPU	
PC:	0x000048	
IR:	jmp .L2	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	

```
0x00...0060
0x00...0058 ret
0x00...0050
              jne .L3
                                         . L2 ← PC
0x00...0048 testq %rdi, %rdi
0x00...0040 addq $1, %rax
0x00...0038
              shrq %rdi
                                         .L3
               jmp .L2
0x00...0030
               movq $0, %rax
0x00...0028
                        . . . . . .
                   Memory
  long count(unsigned long x)
   long cnt = 0;
   while (x != 0) {
       x = x >> 1;
       cnt++;
    return cnt;
  x: 4 (100)<sub>2</sub>
```


	CPU	
PC:	0x000048	
IR:	testq %rdi, %rdi	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000050	
IR:	jne. L3	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x4	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x0	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000048	
IR:	testq %rdi, %rdi	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000050	
IR:	jne. L3	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x2	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	




	CPU	
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x1	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	x
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




	CPU	
PC:	0x000050	
IR:	jne. L3	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




CPU		
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x1	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




CPU		
PC:	0x000038	
IR:	shrq %rdi	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




CPU		
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x2	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




CPU		
PC:	0x000040	
IR:	addq \$1, %rax	
RAX:	0x3	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	




CPU		
PC:	0x000048	
IR:	testq %rdi, %rdi	
RAX:	0x3	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	0 SF: 0	
CF:	0 OF: 0	
	•••	



CPU		
PC:	0x000048	
IR: (testq %rdi, %rdi	
RAX:	0x3	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	1 SF: 0	
CF:	0 OF: 0	



CPU		
PC:	0x000050	
IR:	jne .L3	
RAX:	0x3	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	1 SF: 0	
CF:	0 OF: 0	
	•••	



	CPU	
PC:	0x000058	
IR:	ret	
RAX:	0x3	cnt
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x0	х
RSP:		
RBP:		
ZF:	1 SF: 0	
CF:	0 OF: 0	

"For" Loop translation

For Version

```
for (Init; Test; Update)

Body
```



```
Init;
while (Test) {
    Body
    Update;
}
```

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
sum:
    movl $0, %edx
    movl $0, %eax
    jmp .L5
.L6:
    addl %edx, %eax
    addl $1, %edx
.L5:
    cmpl %edi, %edx
    jl .L6
    ret
```

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
int sum(int n)
{
   int sum = 0;
   for (int i=0; i<n; i++){
      sum += i;
   }
   return sum;
}</pre>
```

Register	Use(s)
%edi	n
%eax	sum
%edx	i

```
sum:
   movl $0, %edx
                     int i = 0;
                     int sum = 0;
   movl $0, %eax
   jmp .L5
                     goto L5;
.L6:
   addl %edx, %eax sum = sum + i;
                     i = i + 1;
   addl $1, %edx
.L5:
                     if i < n
   cmpl %edi, %edx
   jl .L6
                      goto L6;
                     return;
   ret
```