Machine execution

Jinyang Li

Lesson Plan: last time

- Basic h/w execution model:
 - CPU fetch next instructions from memory according to %rip
 - Decode and execute instruction (e.g. mov instruction)
 - CPU updates %rip to point to next instruction
- ISA (instruction set architecture): x86, ARM, RISC-V
- X86 ISA
 - %rip, 16 general purpose registers
 - mov instruction

Lesson Plan: today

- mov
 - complete memory addressing
- lea
- arithmetic instructions
- How CPUs realize non-linear control flow

mov: limitation of direct addressing

Direct addressing

 The address must be calculated and stored in the register before each memory access.

```
long a[3] = {1, 2, 3};
for(int i = 0; i < 3; i++)
   a[i] = 0;</pre>
```

```
a[i] = address of
a[0] + stride * i
```


- 1. Calculate address of a[i]
- 2. Store it in some register, e.g. %rax
- 3. Do memory write, e.g. movq \$0, (%rax)

Address mode with displacement

D(Register): val(Register) + D

- Register specifies the start of the memory region
- Constant D specifies the offset

Memory Operand: 20(RAX)



Address mode with displacement

D(Register): val(Register) + D

- Register specifies the start of the memory region
- Constant D specifies the offset

```
long a[] = {1, 2, 3};
for(int i = 0; i < 3; i++) {
    a[i] = 0;
}</pre>
```

- 1. Store address of a[0] in some register, e.g. %rax
- 2. Do 3 memory writes: mov \$0, (%rax) mov \$0, 8(%rax) mov \$0, 16(%rax)

X86's Complete Memory Addressing Mode


D(Rb, Ri, S): val(Rb) + S * val(Ri) + D

• Rb: Base register

D: Constant "displacement"

• Ri: Index register (not **%rsp**)

• S: Scale: 1, 2, 4, or 8



Complete Memory Addressing Mode

D(Rb, Ri, S): val(Rb) + S * val(Ri) + D

If S is 1 or D is 0, they can be omitted

- (Rb, Ri): val(Rb) + val(Ri)
- D(Rb, Ri): val(Rb) + val(Ri) + D
- (Rb, Ri, S): val(Rb) + S * val(Ri)

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)		

%rdx	0xf000
%rcx	0x100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Complete addressing mode

D(Rb, Ri, S): val(Rb) + S * val(Ri) + D

```
long a[] = {1, 2, 3};
for(int i = 0; i < 3; i++) {
    a[i] = 0;
}</pre>
```

- 1. Store address of a[0] in some register, say %rdi, store i in another register, say %rax
- 2. Do memory write: mov \$0, (%rdi, %rax, ?)

	0x000068	addq \$1, %rax	
	0x000060	movq \$0, (%rdi, %rax, 8)	
	0x000058	addq \$1, %rax	
	0x000050	movq \$0, (%rdi, %rax, 8)	← %rip
	0x000048		
	0x000040		
	0x000038		Ç.
	0x000030		
	0x000028		
a[2]:	0x000020	0x3	,
a[1]:	0x000018	0x2	
a[0]:	0x000010	0x1	
		Memory	

	CPU
RIP:	0x000050
RAX:	0x000000
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	

	0x000068	addq \$1, %rax	
	0x000060	movq \$0, (%rdi, %rax, 8)	
	0x000058	addq \$1, %rax	←%rip
	0x000050	movq \$0, (%rdi, %rax, 8)	
	0x000048		
	0x000040		
	0x000038		
	0x000030		
	0x000028		
a[2]:	0x000020	0x3	,
a[1]:	0x000018	0x2	
a[0]:	0x000010	0x0	
		Memory	

	CPU
RIP:	0x000050
RAX:	0x000000
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	

	0x000068	addq \$1, %rax	
	0x000060	movq \$0, (%rdi, %rax, 8)	←%rip
	0x000058	addq \$1, %rax	
	0x000050	movq \$0, (%rdi, %rax, 8)	
	0x000048		
	0x000040		
	0x000038		
	0x000030		
	0x000028		
a[2]:	0x000020	0x3	
a[1]:	0x000018	0x2	
a[0]:	0x000010	0x0	
		Memory	

	CPU
RIP:	0x000050
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	
	•••

	0x000068	addq \$1, %rax	← %rip
	0x000060	movq \$0, (%rdi, %rax, 8)	
	0x000058	addq \$1, %rax	
	0x000050	movq \$0, (%rdi, %rax, 8)	
	0x000048		
	0x000040		
	0x000038		
	0x000030		
	0x000028		•
a[2]:	0x000020	0x3	
a[1]:	0x000018	0x0	
a[0]:	0x000010	0x0	
		Memory	
	•••	 Memory	

	CPU
RIP:	0x000050
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	
	•••

lea instruction

leaq Source, Dest

- Short for Load Effective Address
- Set *Dest* to the address denoted by *Source* address mode expression
- Performs address calculation only; no memory access!

leaq 8(%rdi), %rbx	←-%rip
	1
0x3	
0x2	
0x1	
Memory	
	0x3 0x2 0x1

CPU		
RIP:	0x000048	
RAX:		
RBX:		
RCX:		
RDX:		
RSI:		
RDI:	0x000010	
RSP:		
RBP:		
	•••	

0x000060		
0x000058		
0x000050	:	←-%rip
0x000048	leaq 8(%rdi), %rbx	
0x000040		
0x000038		II.
0x000030	N.	
0x000028		,
0x000020	0x3	
0x000018	0x2	
0x000010	0x1	
	Memory	
	1 Cilioi y	

	CPU
RIP:	0x000048
RAX:	
RBX:	0x000018
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	
	•••

A common use case for leaq

Lea is used to compute certain simple arithmetic expression

```
long m3(long x)
{
    return x*3;
}
leaq (%rdi, %rdi,2), %rax
```

Assume %rdi has the value of x

Arithmetic Expression Puzzle

Suppose %rdi, %rsi, %rax corresponds to variables x, y, s, respectively

Arithmetic Expression Puzzle

Suppose %rdi, %rsi, %rax contains variable x, y, s respectively

Basic Arithmetic Operations

```
    addq Src, Dest Dest = Dest + Src
    subq Src, Dest Dest = Dest - Src
    imulq Src, Dest Dest = Dest * Src
```

```
    incq Dest Dest = Dest + 1
    decq Dest Dest = Dest - 1
    negq Dest Dest = Dest
```

Bitwise Operations

salq	Src,Dest	Dest = Dest << Sro
sarq	Src,Dest	Dest = Dest >> Sro
shlq	Src,Dest	Dest = Dest << Sro
shrq	Src,Dest	Dest = Dest >> Sro
xorq	Src,Dest	Dest = Dest ^ Src
andq	Src,Dest	Dest = Dest & Src
orq	Src,Dest	Dest = Dest Src
notq	Dest	Dest = ~Dest

Arithmetic left shift
Arithmetic right shift
Logical left shift
Logical right shift

0x000060		
0x000058	addq %rax, 8(%rdi)	←%rip
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		Ţ
0x000020	0x3	<u> </u>
0x000018	0x2	
0x000010	0x1	
	Memory	

CPU	
RIP:	0x000058
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	

0x000060		←-%rip
0x000058	addq %rax, 8(%rdi)	
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020	0x3	
0x000018	0x3	
0x000010	0x1	
• • •	Memory	
	Memory	

CPU	
RIP:	0x000058
RAX:	0x000001
RBX:	
RCX:	
RDX:	
RSI:	
RDI:	0x000010
RSP:	
RBP:	

Lesson Plan: today

- mov
 - complete memory addressing
- lea
- arithmetic instructions
- How CPUs realize non-linear control flow

How is control flow realized?

```
if ... else

for loop
while loop
...
```

Control flow uses RFLAGS register

PC: Program counter

- Store memory address of next instruction
- Also called "RIP" in x86_64

IR: instruction register

Store the fetched instruction

General purpose registers:

Store operands and pointers used by program

Program status and control register:

- Contain status of the instruction executed
- All called "RFLAGS" in x86_64

How control flow uses RFLAGS register

- RFLAGS is a special purpose register
- Different bits represent different status flags
- Certain instructions set status flags
 - Regular arithmetic instructions
 - Special flag-setting instructions: cmp, test, set
- jmp instructions use flags to determine value of %rip

EFLAGS register: **ZF**

- ZF (Zero Flag):
 - Set if the result of the instruction is zero; cleared otherwise.

```
movq $2, %rax subq $2, %rax
```

EFLAGS register: **SF**

- SF (Sign Flag):
 - Set to be the most-significant bit of the result.

```
movq $2, %rax subq $10, %rax
```

EFLAGS register: CF

- CF (Carry Flag):
 - Set if adding/subtracting two numbers carries out of MSB



i.e. Set if overflow for unsigned integer arithmetic

```
movq $0, %rax
subq $1, %rax
```

EFLAGS register: OF

- OF (Overflow Flag):
 - Set if there is carry-in but no carry-out of MSB
 - or, there is no carry-in but there's carry-out of MSB



Set if overflow for signed integer (2's complement) arithmetic.

```
movq $0x7ffffffffffffffff, %rax addq $1, %rax
```

```
movq $0x80000000000000, %rax addq $0xfffffffffffffffffff, %rax
```

CF and OF are different flags

- CPU does care if data represents signed or unsigned integer:
 - Same underlying arithmetic hardware circuitry.
 - OF and CF flags are set by examining various carry bits
- Up to programmer/compiler to use either CF or OF flag

Status flags summary

flag	status
ZF (Zero Flag)	set if the result is zero.
SF (Sign Flag)	set if the result is negative.
CF (Carry Flag)	Overflow for unsigned-integer arithmetic
OF (Overflow Flag)	Overflow for signed-integer arithmetic

Set by arithmetic instructions, e.g. add, inc, and, sal Not set by **lea**, **mov**

0x000068		
0x000060	addq %rax, (%rsi)	←%rip
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0xffffffff	
0x000010		
	Memory	-

CPU	
RIP:	0x000060
RAX:	0x00001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	0 SF: 0
CF:	0 OF: 0
•••	

0x000068		
0x000060	addq %rax, (%rsi)	←%rip
0x000058		
0x000050		
0x000048		
0x000040		
0x000038		
0x000030		
0x000028		
0x000020		
0x000018	0x000000	
0x000010		
	Memory	_

CPU	
RIP:	0x000060
RAX:	0x00001
RBX:	
RCX:	
RDX:	
RSI:	0x000018
RDI:	
RSP:	
RBP:	
ZF:	1 SF: 0
CF:	1 OF: 0

Summary

- X86 ISA
 - %rip, 16 general purpose registers
 - mov
 - Lea
 - Various arithmetic instructions
 - RFLAGS: ZF, SF, CF, OF