Sequential Logic

Jinyang Li

What we've learnt so far

- Combinatorial logic
 - Truth table → sum of products circuits
 - E.g. Multiplexors (Mux), Decoders
- ALU
 - Ripple carry
 - Carry lookahead


Two types of logic circuits

- Combinatorial circuit
 - Truth table → sum of products
 - ROM
- Sequential circuit
 - output is dependent on both input and state (memory elements)

Today's lesson

ROM-based implementation of CL

• ROM (read-only memory)



ROM of 2 address lines and 5 bits per entry

ROM-based implementation of CL


Example CL: Count # of 1's in 3-bit inputs

λ 5	(21.	(a) 1 = t	000:	00
ABC	OUT,	out	001:	01
$O \cup O$	υ U	0	010:	01
55	0	\	011:	10
0 1 1	l	<u>ه</u>	100:	01
00		<i>S</i>	101:	10
, ,	i	0	110:	10
	\	\	111:	11

ROM of height 8 width 2


ROM vs. PLA (sum of products)

• ROM contains more entries than PLA (2ⁿ)



Two types of logic circuits


- Combinatorial circuit
 - Truth table → sum of products
 - ROM
- Sequential circuit
 - output is dependent on both input and state (memory elements)





.


Clocks

• Edge-triggered clocking: state content only changes on active clock edge












Memory (state) elements: unlocked S-R Latch






Memory element: clocked D latch

• D latch: state is changed as long as clock is asserted




Memory element: Flip-flop


• Flip-flop: state is changed only on (rising or falling) clock edge




Memory element: Register file

• Register file: a set of registers that can be read and written








Register file

- What if the same register is read and written in the same clock cycle?
 - Return value written in an earlier cycle
 - Write of new value occurs on the clock edge (at the end of the current cycle)
- Some register file can read value currently being written
 - Requires additional logic in the register file


Finite State Machine

- Combinatorial logic → truth table
- Sequential logic → F(inite) S(tate) M(achine)
 - Input and current state determine next state and outputs

Finite State Machine



FSM example: traffic light control



State:

NSgreen: traffic light is green in N-S (red in E-W)

EWgreen: traffic light is green in E-W (red in N-S)

Inputs:

NScar: car detected in N-S


EWcar: car detected in E-W

Outputs:

NSlite: 1 if state=NSgreen

EWlite: 1 if state=EWgreen

FSM example: traffic light control




Clock cycles once every 30 seconds

FSM example: traffic light

• FSM is determined by NextState function and Output function

	many bits			
	eded to	Inputs		
represent state?		EWcar	Next state	
NSgreen	0	0	NSgreen	
NSgreen	0	1	EWgreen	
NSgreen	1	0	NSgreen	
NSgreen	1	1	EWgreen	
EWgreen	0	0	EWgreen	
EWgreen	0	1	EWgreen	
EWgreen	1	0	NSgreen	
EWgreen	1	1	NSgreen	




FSM example: traffic light

• FSM is determined by NextState function and Output function

		Inputs		
Current State	NScar	EWcar	Next sta	nte
0 (Nsgreen)	0	0	0 (Nsgreen)	Nex
0 (Nsgreen)	0	1	1 (Ewgreen)	
0 (Nsgreen)	1	0	0 (Nsgreen)	
0 (Nsgreen)	1	1	1 (Ewgreen)	$=\overline{Cur}$
1 (Ewgreen)	0	0	1 (Ewgreen)	- Cur
1 (Ewgreen)	0	1	1 (Ewgreen)	
1 (Ewgreen)	1	0	0 (Nsgreen)	
1 (Ewgreen)	1	1	0 (Nsgreen)	

FSM traffic light: next state function



FSM traffic light: output function

	Outputs		
	NSlite	EWlite	
0 NSgreen	1	0	
1 EWgreen	0	1	

 $\mathsf{NSLite} = \overline{\mathit{Curr}}$

EWLite = *Curr*

FSM traffic light: output function

