
Basic/Pipelined processor Implementation

Jinyang Li

Today's lesson plan


- Basic single-cycle CPU design, continued
- Pipelining idea and challenges

Recall our basic RISC-V CPU: datapath w/ control



R-Type Inst


funct7 rs2 rs1 funct3 rd opcode



beq x5, x6, 100

BEQ Instruction


		rs2	rs1	funct3			opcode
--	--	-----	-----	--------	--	--	--------




$1d \times 5, 40(\times 6)$

Load Inst

immediate rs1 funct3 rd opcode




Basic CPU must finish an instruction in one clock cycle use a "slow" clock



Our basic design is slow

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Not feasible to vary clock period for different instructions
- Next: improve performance by pipelining

Pipelining: a laundry analogy



RISC-V Pipeline

- Five stages:
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register

Pipeline Performance Single-cycle (T_c= 800ps) Program 400 200 600 800 1000 1200 1400 1600 1800 execution Time order (in instructions) Instruction Data Reg ld x1, 100(x4) ALU Reg fetch access Instruction Data Reg 800 ps ld x2, 200(x4) ALU Reg fetch access Instruction 800 ps ld x3, 400(x4) fetch 800 ps Pipelined (T_c= 200ps) Program 200 400 600 800 1000 1200 1400 execution Time order (in instructions) Instruction Data Reg ALU Reg ld x1, 100(x4) fetch access Instruction Data Reg ALU Reg ld x2, 200(x4) 200 ps fetch access Instruction Data Reg Reg 200 ps ALU ld x3, 400(x4) fetch access

200 ps 200 ps 200 ps

200 ps

200 ps

Pipeline Speedup

- Pipelining increases throughput (instructions/sec)
 - Latency (time for each instruction) does not decrease
- If all stages are balanced (i.e., all take the same time)
 - throughput_{pipelined} = number-of-stages * throughput_{nonpipelined}
 - If not balanced, speedup is less



Throughput = 1/(time between instructions)

Pipelining and ISA Design

- RISC-V ISA is designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage

Pipeline challenges: hazards


- Situations that prevent starting next instruction in the next cycle
- Structure hazard
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its write
- Control hazard
 - Which instruction to execute depends on previous instruction

Structure Hazards

- Conflict use of a single resource
- Example: Suppose CPU uses a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Solution: Use separate instruction/data memories


Data Hazards

• An instruction depends on the previous instruction to complete its write




Control hazard

Wait until branch outcome is determined before fetching next instruction




Control hazard

Wait until branch outcome is determined before fetching next instruction




A basic pipelined RISC-V CPU

Pipelined Datapath




Pipeline registers


: needed to hold data produced in previous cycle



IF for Load, Store




Single-clock-cycle diagram shows the state of an entire datapath during a single clock cycle




ID for Load, Store, ...

ld
Instruction decode






EX for Load




MEM for Load






WB for Load






Corrected Datapath for Load




EX for Store






MEM for Store





WB for Store





Multi-Cycle Pipeline Diagram

Traditional form

Program execution order (in instructions)

 $1d \times 10, 40(\times 1)$

sub x11, x2, x3

add x12, x3, x4


ld x13, 48(x1)

add x14, x5, x6


Instruction Instruction Data Execution Write-back fetch decode access Instruction Instruction Data Execution Write-back fetch decode access Instruction Instruction Data Execution Write-back fetch decode access Data Instruction Instruction Execution Write-back decode fetch access Instruction Data Instruction Execution Write-back fetch decode access

Multi-Cycle Pipeline Diagram


Form showing resource usage



Pipelined Control (Simplified)



Pipelined Control



Summary

- Basic single-cycle CPU design
 - Data path vs. control path
 - Clock frequency is limited by the longest delay
- Basic 5-stage pipelined design:
 - Main idea: Parallel processing of different stages of an instruction's execution
 - RISC-V 5-stage pipeline (IF, ID, EXE, MEM, WB)
 - Pipeline hazards: structure, data, control