

SR NOR LATCH




S	R	Q	Q
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	0	0


SR NAND LATCH



SR FF




D FF



Q D	Q(t+1)
0 0	0
0 1	1
1 0	0
1 1	1

(a) Logic diagram with Nand gates


(c) Transition table




(b) Graphic Symbol

fig. Clocked D flip flop


JK FF




Racing in JK FF




Race Around Condition - JK FF




Master Slave JK FF




Master Slave JK FF



Master Slave D FF



T FF



Steps for FF Conversion

- Identify available and required flip flop
- Make characteristic table for required flip flop
- Make excitation table for available flip flop
- Write Boolean expression for available flip flop
- Draw the circuit

E.g. JK to D, T to D, SR to JK, SR to T, JK to SR and T to SR.....

SR FF Truth, X/c and Excitation Table

Clk	S	R	Qn+1
0	Χ	Χ	Qn
1	0	0	Qn
1	0	1	0
1	1	0	1
1	1	1	Invalid

Qn	Qn+1	S	R
0	0	0	Χ
0	1	1	0
1	0	0	1
1	1	Χ	0

Qn	S	R	Qn+1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Χ
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Χ

D FF Truth, X/c and Excitation Table

Clk	D	Qn+1
0	Χ	Qn
1	0	0
1	1	1

Qn	D	Qn+1
0	0	0
0	1	1
1	0	0
1	1	1

Qn	Qn+1	D
0	0	0
0	1	1
1	0	0
1	1	1

JK FF Truth, X/c and Excitation Table

Clk	J	K	Qn+1
0	Χ	Χ	Qn
1	0	0	Qn
1	0	1	0
1	1	0	1
1	1	1	Qn'

Qn	Qn+1	J	K
0	0	0	Χ
0	1	1	Χ
1	0	Χ	1
1	1	Χ	0

Qn	J	K	Qn+1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

T FF Truth, X/c and Excitation Table

Clk	Т	Qn+1
0	Χ	Qn
1	0	Qn
1	1	Qn'

Qn	Т	Qn+1
0	0	0
0	1	1
1	0	1
1	1	0

Qn	Qn+1	Т
0	0	0
0	1	1
1	0	1
1	1	0