



### OUTLINE OF CHAPTER 5





# SEQUENTIAL CIRCUITS

- Every digital system is likely to have combinational circuits.
- Most systems encountered in practice also include storage
   elements, which require that the system be described in terms
   of sequential logic.



# SEQUENTIAL CIRCUITS

- The storage elements are devices capable of storing binary information.
- The binary information stored in these elements at any given time defines the **state** of the sequential circuit at that time.
- The sequential circuit receives binary information from external inputs.
- These inputs, together with the present state of the storage elements, determine the binary value of the outputs.


## SEQUENTIAL CIRCUITS

- They also determine the condition for changing the state in the storage elements.
- A sequential circuit is specified by a time sequence of inputs, output, and internal states.



- Latches are the basic circuits from which all flip flops are constructed.
- latches are useful for storing binary information


#### SR Latch




S	R	Q	Q'	
1	0	1	0	Set State
0	0	1	0	Hold State
0	1	0	1	Reset State
0	0	0	1	Hold State
1	1	0	0	Invalid State

April, 2024

#### SR Latch






S R	Q	
0 0	$Q_0$	No change
0 1	0	Reset
1 0	1	Set
1 1	Q=Q'=0	Invalid

S	R	Q	-
0	0	Q=Q'=1	Invalid
0	1	1	Set
1	0	0	Reset
1	1	$Q_0$	No change


#### SR Latch with Control Input



#### D Latch (D = Data)

- One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time.
- D latch has two inputs
  - D (data) directly goes to the S input and its complement is applied to the R input.
  - C (control)

D Latch (D = Data)



С	D	Q
0	X	HOLD
1	0	Q = 0
1	1	Q = 1


Reset

Set

**Timing Diagram** No change **Output may** change


April, 2024

#### D Latch (D = Data)



С	D	Q
0	Х	HOLD
1	0	Q = 0
1	1	Q = 1

#### **Timing Diagram**



change

April, 2024 LOGIC DESIGN

Reset

Set

#### D Latch (D = Data)


- The D latch has an ability to hold data in its internal storage.
- It is suited for use as a temporary storage for binary information.
- This circuit is often called transparent latch.
  - The output follow changes in the data input as long as the control input is **enabled**.



- The most economical and efficient flip flop constructed is the edge – triggered D flip – flop.
  - It requires smallest number of gates.
- Other types of flip flops can be constructed by using the D flip flop and external logic.
  - JK flip flops
  - T flip flops


- There are three operations that can be performed with a flip flop:
  - Set it to 1
  - Reset it to 0
  - Complement its output

- JK Flip Flop
  - Performs all three operations.



- When J = 1, sets the flip flop to 1.
- When K = 1, resets the flip –
   flop to 0.

• JK Flip – Flop



#### Operation 1

• When J = 1 and K = 0,


$$- D = 1.Q' + 1.Q$$
 (Post2b)

$$-D = Q' + Q$$
 (Post5a)

$$- D = 1$$

 Next clock edge sets the output to 1.

• JK Flip – Flop



#### Operation 2

When J = 0 and K = 1,


$$- D = 0.Q' + 0.Q$$
 (Theo2b)

$$- D = 0 + 0$$

$$- D = 0$$

 Next clock edge sets the output to 0.

• JK Flip – Flop



#### Operation 3

When J = 1 and K = 1,

$$- D = 1.Q' + 0.Q$$
 (Post2b)


$$- D = Q' + 0.Q$$
 (Theo2b)

$$- D = Q' + 0$$
 (Post2a)

$$-D=Q'$$

 Next clock edge complements the output.

• JK Flip – Flop



When J = 0 and K = 0,

$$- D = 0.Q' + 1.Q$$
 (Theo2b)


$$- D = 0 + 1 .Q$$
 (Post2b)


$$- D = 0 + Q$$
 (Post2a)

$$-D=Q$$


Next clock edge the output is unchanged.

• JK Flip – Flop






- T (toggle) Flip Flop
  - Complementing flip flop.
  - Can be obtained from a JK flip - flop.
  - When inputs J and K are tied together.
  - Useful for designing binary counters.




$$D = TQ' + T'Q = T \oplus Q$$

- T (toggle) Flip Flop
  - When T = 0 (J = K = 0)
  - A clock edge does not change the output.
  - When T = 1 (J = K = 1)
  - A clock edge complements the output.




- T (toggle) Flip Flop
  - Can be constructed with a D
     flip flop and an XOR gate.
  - When T = 0 then D = Q
    - No change in the output.
  - When T = 1 then D = Q'
    - Output complements




$$D = TQ' + T'Q = T \oplus Q$$

• T (toggle) Flip – Flop




Flip – Flop Characteristics Table



April, 2024


Flip – Flop Characteristics Table



J	K	Q (t+1)	-
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Toggle

$$Q(t+1) = JQ' + K'Q$$

Flip – Flop Characteristics Table






- The behaviour of a clocked sequential circuit is determined from:
  - The inputs
  - The outputs
  - The state of its flip flops
- The outputs and the next state are both a function of
  - The inputs
  - The present state

- The analysis of sequential circuit consists of:
  - Obtaining a table or a diagram for the time sequence of
    - Inputs
    - Outputs
    - Internal states
  - It is also possible to write Boolean expression that describe the behaviour of the sequential circuit.

#### **State Equations**


- The behaviour of a clocked sequential circuit can be described algebraically by means of state equations (transition equations).
- A state equation specifies the next state as a function of
  - The present state
  - Inputs

#### Consider:




#### Circuit consists of:

- Two D flip flops A and B.
- An input x.
- An output y.
- It is possible to write a set of equations for the circuit.




- $A(t+1) = A(t) \cdot x(t) + B(t) \cdot x(t)$
- $B(t+1) = A'(t) \cdot x(t)$ 
  - (t+1) → next state of the flip flop
  - Right side of the equation is a Boolean expression
    - Specifies the present state
    - Input conditions that make the next state = 1.




- $A(t+1) = A(t) \cdot x(t) + B(t) \cdot x(t)$
- $B(t+1) = A'(t) \cdot x(t)$ 
  - Since all the variables in the Boolean expression are a function of the present state
  - We can omit the designation (t)

• 
$$A(t+1) = A \cdot x + B \cdot x$$

• 
$$B(t+1) = A' \cdot x$$



- Similarly,
- y(t) = [A(t) + B(t)] x'(t)
- y = (A + B) x'



- $A(t+1) = A \cdot x + B \cdot x$
- $B(t+1) = A' \cdot x$
- y = (A + B) x'

#### **State Table**


- The time sequence of inputs, outputs and flip flop can be enumerated in state table (transition table).
- In general, a sequential circuit with m flip flops and n inputs needs 2<sup>m+n</sup> rows in the state table.

April, 2024 LOGIC DESIGN

#### **State Table**

	Present State (t)		Next State (t+1)		Output
Α	В	х	Α	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0


- $A(t+1) = A \cdot x + B \cdot x$
- $B(t+1) = A' \cdot x$
- y = (A + B) x'



#### **State Table 2**

Present State	Next S (t+		Output	
(t)	x=0	x=1	x=0	x=1
AB	AB	AB	У	У
00	00	01	0	0
01	00	11	1	0
10	00	10	1	0
11	00	10	1	0

- $A(t+1) = A \cdot x + B \cdot x$
- $B(t+1) = A' \cdot x$
- y = (A + B) x'



#### **State Diagram**


- The information available in a state table can be represented graphically in the form of a state diagram.
- State is represented by a circle
- Transition between states are indicated by directed lines connecting the circles.

April, 2024 LOGIC DESIGN

#### **State Diagram**


Present State	Next S		Output		
(t)	x=0	x=1	x=0	x=1	
AB	AB	AB	У	У	
00	00	01	0	0	
01	00	11	1	0	
10	00	10	1	0	
11	00	10	1	0	





April, 2024

#### **Analysis with D Flip - Flops**




• 
$$A(t+1) = D_A = A \oplus x \oplus y$$

01,10



Present state	Inputs		Next state
Α	X	у	Α
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

#### **Analysis with JK Flip - Flops**



$$J_A = B$$
  $K_A = B \cdot x'$ 

$$J_B = x'$$
  $K_B = A \oplus x$ 

• 
$$A(t+1) = J_A Q'_A + K'_A Q_A$$
  
=  $A'B + AB' + Ax$ 

• 
$$B(t+1) = J_B Q'_B + K'_B Q_B$$
  
=  $B'x' + ABx + A'Bx'$ 

#### **Analysis with JK Flip - Flops**

• 
$$J_A = B$$

$$K_A = B x'$$


• 
$$J_B = x' K_B = A \oplus x$$

$$A(t+1) = J_A Q'_A + K'_A Q_A$$
  
= A'B + AB' + Ax

• 
$$B(t+1) = J_B Q'_B + K'_B Q_B$$
  
=  $B'x' + ABx + A'Bx'$ 

	sent ate	I/P	Ne Sta			ip – Inpι	Flop ıts	)
Α	В	X	Α	В	J <sub>A</sub>	K <sub>A</sub>	$J_{B}$	K <sub>B</sub>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0


#### **Analysis with JK Flip - Flops**



	sent ate	I/P	Ne Sta	ext ate		ip – Inpι	Flop ıts	
Α	В	X	Α	В	J <sub>A</sub>	K <sub>A</sub>	$J_{B}$	K <sub>B</sub>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

April, 2024

#### **Analysis with T Flip - Flops**



$$T_A = B.x$$
  $T_B = x$ 

• 
$$Q(t+1) = T \oplus Q = T'Q + TQ'$$

• 
$$A(t+1) = T_A \oplus A = T_A' A + T_A A'$$
  
 $= (Bx)' A + BxA'$   
 $= (B' + x')A + A'Bx$   
 $= AB' + Ax' + A'Bx$ 

• 
$$B(t+1) = T_B \oplus B = T_B' B + T_B B'$$
  
=  $x'B + xB'$   
=  $x \oplus B$ 

#### **Analysis with T Flip - Flops**

$$T_A = B.x$$

$$T_B = x$$


• 
$$A(t+1) = T_A \oplus A = T_A' A + T_A A'$$
  
=  $(Bx)' A + BxA'$   
=  $(B' + x')A + A'Bx$ 

• 
$$B(t+1) = T_B \oplus B = T_B' B + T_B B'$$
  
=  $x'B + xB'$   
=  $x \oplus B$ 


= AB' + Ax' + A'Bx

Preso Sta		I/P	Ne Sta		FF Inputs	Output
Α	В	Х	Α	В	$T_A T_B$	У
0	0	0	0	0	0 0	0
0	0	1	0	1	0 1	0
0	1	0	0	1	0 0	0
0	1	1	1	0	1 1	0
1	0	0	1	0	0 0	0
1	0	1	1	1	0 1	0
1	1	0	1	1	0 0	1
1	1	1	0	0	1 1	1

#### **Analysis with T Flip - Flops**



Prese Stat	_	I/P	Next State		FF Inputs	Output
Α	В	Х	Α	В	$T_A \; T_B$	У
0	0	0	0	0	0 0	0
0	0	1	0	1	0 1	0
0	1	0	0	1	0 0	0
0	1	1	1	0	1 1	0
1	0	0	1	0	0 0	0
1	0	1	1	1	0 1	0
1	1	0	1	1	0 0	1
1	1	1	0	0	1 1	1





- The design of a clocked sequential circuit starts from
  - a set of specifications and
  - culminates in a logic diagram or
  - a list of Boolean functions from which the logic diagram can be obtained.


- 1. Derive a state diagram for the circuit from the word description.
- 2. Reduce the number of states if necessary.
- 3. Assign binary values to the states.
- 4. Obtain the binary-coded state table.
- 5. Choose the type of flip-flops.
- 6. Derive the simplified flip-flop input equations and output equations.
- 7. Draw the logic diagram.

• Example: We wish to design a circuit that detects three or more consecutive 1's in a string of bits coming through an input line.

• State diagram:








This is a Moore model
 sequential circuit since the
 output is 1 when the circuit is
 in State3 and 0 otherwise.

State	A B
S <sub>0</sub>	0 0
$S_1$	0 1
$S_2$	1 0
$S_3$	1 1



	Present State		Ne Sta		O/P
Α	В	X	Α	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

April, 2024

- To implement the circuit,
  - Two D flip-flops are chosen to represent the four states and label their outputs A and B.
  - There is one input x.
  - There is one output y.
  - The characteristic equation of the D flip flop is
    - Q(t+1) = DQ.

- To implement the circuit,
  - The flip flop input equations
     can be obtained directly from
     the next state columns of A
     and B and expressed in sum of
     minterms.

- 
$$A(t+1) = D_A(A,B,x) = \sum (3, 5, 7)$$

- 
$$B(t+1) = D_B(A,B,x) = \sum (1, 5, 7)$$

- 
$$y(A,B,x) = \sum (6,7)$$

Pres Sta		I/P	Next State		O/P
Α	В	X	Α	В	У
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1


Synthesis using D Flip - flops

- 
$$A(t+1) = D_A(A,B,x) = \sum (3, 5, 7)$$

- 
$$B(t+1) = D_B(A,B,x) = \sum (1, 5, 7)$$

- 
$$y(A,B,x) = \sum (6,7)$$

D<sub>A</sub>'s K - Map



$$D_A = Ax + Bx$$


• Synthesis using D Flip – flops

- 
$$A(t+1) = D_A(A,B,x) = \sum (3, 5, 7)$$

- 
$$B(t+1) = D_B(A,B,x) = \sum (1, 5, 7)$$

$$y(A,B,x) = \sum (6,7)$$

D<sub>B</sub>'s K - Map



$$D_A = Ax + B'x$$


• Synthesis using D Flip – flops

- 
$$A(t+1) = D_A(A,B,x) = \sum (3, 5, 7)$$

- B(t+1) = 
$$D_B(A,B,x) = \sum (1, 5, 7)$$

- 
$$y(A,B,x) = \sum (6,7)$$


y's K - Map



- Synthesis using D Flip flops
  - $D_A = Ax + Bx$
  - $D_B = Ax + B'x$
  - -y = AB

Logic Diagram of Sequence

Detector



- When D type flip-flops are employed, the input equations are obtained directly from the next state.
- This is not the case for the JK and T types of flip-flops. In order to
  determine the input equations for these flip flops, it is necessary to
  derive a functional relationship between the state table and the input
  equations.

April, 2024 LOGIC DESIGN

- During the design process we usually know the transition from present state to the next state and wish to find the flip flop input conditions that will cause the required transition.
- For this reason, we need a table that lists the required inputs for a given change of state. Such table is called an **excitation table**.

April, 2024 LOGIC DESIGN

• D Flip – Flop Excitation table

D Flip - Flop Characteristic Table

D	Q (t+1)				
0	0				
1 1					
Q(t+1) = D					

Present State	Next State	F.F. Input
Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

April, 2024

JK Flip – Flop Excitation table

JK Flip – Flop Characteristic Table

J	K	Q (t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

$$Q(t+1) = JQ' + K'Q$$

				_																		
Present State	Next State	F.F. Input																				
Q(t)	Q(t+1)	J	K	0 0 (No change)																		
0	0	0	X	0 1 (Reset) 1 0 (Set)																		
0	1	1	X	1 1 (Toggle)																		
1	0	X	1	0 1 (Reset) 1 1 (Toggle)																		
1	1	X	0	0 0 (No change) 1 0 (Set)																		

• T Flip – Flop Excitation table


T Flip – Flop Characteristic Table

Q (t+1)
Q(t)
Q'(t)

$$Q(t+1) = T \oplus Q$$

Present State	Next State	F.F. Input		
Q(t)	Q(t+1)	Т		
0	0	0		
0	1	1		
1	0	1		
1	1	0		

• Synthesis Using JK Flip – Flops: Detect 3 or more consecutive 1's



April, 2024 LOGIC DESIGN

• Synthesis Using JK Flip – Flops: Detect 3 or more consecutive 1's

Pres	sent	Innut	Ne	ext		Flip-	Flop	
Sta	ate	Input	Sta	ate		Inp	uts	
Α	В	X	A	В	$J_A$	$K_A$	$J_{B}$	$K_{B}$
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	0	0	0	X	X	1
0	1	1	1	0	1	X	X	1
1	0	0	0	0	X	1	0	X
1	0	1	1	1	X	0	1	X
1	1	0	0	0	X	1	X	1
1	1	1	1	1	X	0	X	0

$$J_{A}(A, B, x) = \sum (3, 4, 5, 6, 7)$$


$$K_{A}(A, B, x) = \sum (0, 1, 2, 3, 4, 6)$$

$$J_{B}(A, B, x) = \sum (1, 2, 3, 5, 6, 7)$$

$$K_{B}(A, B, x) = \sum (0, 1, 2, 3, 4, 5, 6)$$


April, 2024 LOGIC DESIGN

- Synthesis Using JK Flip Flops: J<sub>A</sub>'s K-Map Detect 3 or more consecutive 1's
  - $\int_{A} (A, B, x) = \sum (3, 4, 5, 6, 7)$
  - $K_A(A, B, x) = \sum (0, 1, 2, 3, 4, 6)$
  - $\int_{B} (A, B, x) = \sum (1, 2, 3, 5, 6, 7)$
  - $K_B(A, B, x) = \sum (0, 1, 2, 3, 4, 5, 6)$




- Synthesis Using JK Flip Flops:
   Detect 3 or more consecutive 1's
  - $J_A(A, B, x) = \sum (3, 4, 5, 6, 7)$
  - $K_A(A, B, x) = \sum (0, 1, 2, 3, 4, 6)$
  - $J_B(A, B, x) = \sum (1, 2, 3, 5, 6, 7)$
  - $K_B(A, B, x) = \sum (0, 1, 2, 3, 4, 5, 6)$

K<sub>A</sub>'s K-Map




- Synthesis Using JK Flip Flops:
   Detect 3 or more consecutive 1's
  - $J_A(A, B, x) = \sum (3, 4, 5, 6, 7)$
  - $K_A(A, B, x) = \sum (0, 1, 2, 3, 4, 6)$
  - $J_B(A, B, x) = \sum (1, 2, 3, 5, 6, 7)$
  - $K_B(A, B, x) = \sum (0, 1, 2, 3, 4, 5, 6)$

J<sub>R</sub>'s K-Map



- Synthesis Using JK Flip Flops:
   Detect 3 or more consecutive 1's
  - $J_A(A, B, x) = \sum (3, 4, 5, 6, 7)$
  - $K_A(A, B, x) = \sum (0, 1, 2, 3, 4, 6)$
  - $J_B(A, B, x) = \sum (1, 2, 3, 5, 6, 7)$
  - $K_B(A, B, x) = \sum (0, 1, 2, 3, 4, 5, 6)$


K<sub>B</sub>'s K-Map



$$K_B = A' + x'$$


- Synthesis Using JK Flip Flops:
   Logic Diagram of Sequence Detect 3 or more consecutive 1's
  - $J_A = Bx$
  - $K_A = x'$
  - $J_B = X$
  - $K_B = A' + \chi'$

Detector



 Synthesis Using T Flip – Flops: 3-bit Counter. An n-bit binary counter consists of n flip – flops that can count in binary from 0

to  $2^n - 1$ .



• Synthesis Using T Flip – Flops: 3-bit Counter.

Present	Next	Flip-Flop		
State	State	Inputs		
$A_2 A_1 A_0$	$A_2 A_1 A_0$	$T_{A2}$	T <sub>A1</sub>	$T_{A0}$
0 - 0 - 0		0	0	1
0 0 1	0>:1>:0	0	1	1
0 - 1 - 0		0	0	1
0 :1 :1	<del></del>	1	1	1
1 0 0	<del></del>	0	0	1
1 : 0 : 1	<del></del>	0	1	1
1 +1 +0	<del></del>	0	0	1
		1	1	1


$$T_{A2}(A_2, A_1, A_0) = \sum (3, 7)$$

$$T_{A1}(A_2, A_1, A_0) = \sum (1, 3, 5, 7)$$

$$T_{A0}(A_2, A_1, A_0) = \sum (0, 1, 2, 3, 4, 5, 6, 7)$$


- Synthesis Using T Flip Flops: 3bit Counter.
  - $T_{A2}(A_2, A_1, A_0) = \sum (3, 7)$
  - $T_{A1}(A_2, A_1, A_0) = \sum (1, 3, 5, 7)$
  - $T_{AO}(A_2, A_1, A_0) = \sum (0, 1, 2, 3, 4, 5, 6, 7)$

T<sub>A2</sub>'s K-Map



- Synthesis Using T Flip Flops: 3bit Counter.
  - $T_{A2}(A_2, A_1, A_0) = \sum (3, 7)$
  - $T_{A1}(A_2, A_1, A_0) = \sum (1, 3, 5, 7)$
  - $T_{AO}(A_2, A_1, A_0) = \sum (0, 1, 2, 3, 4, 5,$ 6, 7)


T<sub>A1</sub>'s K-Map



$$T_{A1} = A_0$$

- Synthesis Using T Flip Flops: 3bit Counter.
  - $T_{A2}(A_2, A_1, A_0) = \sum (3, 7)$
  - $T_{A1}(A_2, A_1, A_0) = \sum (1, 3, 5, 7)$
  - $T_{AO}(A_2, A_1, A_0) = \sum (0, 1, 2, 3, 4, 5, 6, 7)$

T<sub>A0</sub>'s K-Map




$$T_{A0} = 1$$

- Synthesis Using T Flip Flops: 3- Logic Diagram of 3-bit Binary bit Counter.
  - $T_{A2} = A_1 A_0$   $T_{A1} = A_0$

  - $T_{A0} = 1$

Counter





April, 2024

LOGIC DESIGN