

实验报告lab2

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/09/25

实验目标

实现一个8-3优先编码器并在七段数码管上显示

实验原理




图 2-1: n 位输入, 2^n 位输出的译码器

实验环境/器材

Verilog 2022.1

Windows 10

程序代码或流程图

```

20 //////////////////////////////////////////////////
21
22
23 module exp2(
24     input [7:0] X,
25     input en,
26     output reg valid,
27     output reg [6:0] F,
28     output reg [7:0] AN
29 );
30
31 //add your code here
32 always @ (X or en)
33     if (en) begin
34         valid = 1; AN = 8'b11111110;
35
36         casez (X)
37             8'b1??????? : F = 8'b11111000; //7
38             8'b01??????? : F = 8'b10000010; //6
39             8'b001??????? : F = 8'b10010010; //5
40             8'b0001????? : F = 8'b10011001; //4
41             8'b00001??? : F = 8'b10110000; //4
42             8'b000001?? : F = 8'b10100100; //3
43             8'b0000001? : F = 8'b11111001; //2
44             8'b00000001 : F = 8'b11000000; //0
45             8'b00000000 : F = 8'b11111111;
46             default : F = 8'b11111111;
47         endcase
48     end
49     else begin F = 8'b11111111; valid = 0; AN = 8'b11111110;
50     end
51 endmodule
52

```

代码

```

Project Summary x lab02.v x lab02_test.v x
H:/DigitalLab/lab02/lab02.srcs/sim_1/new/lab02_test.v

19 //
20 //////////////////////////////////////////////////
21
22
23 module lab02_test();
24     reg en;
25     reg [7:0] X;
26     wire [6:0] F;
27     exp2 t1(.en(en),
28             .X(X),
29             .F(F));
30     initial
31     begin
32         en = 1'b0; X = 8'b00000000; #10;
33         X = 8'b00000001; #10;
34         X = 8'b00000010; #10;
35         X = 8'b00000100; #10;
36         X = 8'b00001000; #10;
37         X = 8'b00010000; #10;
38         X = 8'b00100000; #10;
39         X = 8'b01000000; #10;
40         X = 8'b10000000; #10;
41         en = 1'b1; X = 8'b00000000; #10;
42         X = 8'b00000001; #10;
43         X = 8'b00000010; #10;
44         X = 8'b00000100; #10;
45         X = 8'b00001000; #10;
46         X = 8'b00010000; #10;
47         X = 8'b00100000; #10;
48         X = 8'b01000000; #10;
49         X = 8'b10000000; #10;
50     end
51 endmodule
52

```

测试激励代码

```

43 #set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports { LED[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
44 #set_property -dict { PACKAGE_PIN V12      IOSTANDARD LVCMOS33 } [get_ports { LED[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
45 #set_property -dict { PACKAGE_PIN V11      IOSTANDARD LVCMOS33 } [get_ports { LED[15] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
46
47 ## RGB LEDs
48 #set_property -dict { PACKAGE_PIN R12      IOSTANDARD LVCMOS33 } [get_ports { LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
49 #set_property -dict { PACKAGE_PIN M16      IOSTANDARD LVCMOS33 } [get_ports { LED16_G }]; #IO_L10P_T1_D14_14 Sch=led16_g
50 #set_property -dict { PACKAGE_PIN N15      IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
51 #set_property -dict { PACKAGE_PIN G14      IOSTANDARD LVCMOS33 } [get_ports { LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
52 #set_property -dict { PACKAGE_PIN R11      IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g
53 #set_property -dict { PACKAGE_PIN N16      IOSTANDARD LVCMOS33 } [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
54
55 ##7 segment display
56 set_property -dict { PACKAGE_PIN T10      IOSTANDARD LVCMOS33 } [get_ports { F[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
57 set_property -dict { PACKAGE_PIN R10      IOSTANDARD LVCMOS33 } [get_ports { F[1] }]; #IO_25_14 Sch=cb
58 set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports { F[2] }]; #IO_25_15 Sch=cc
59 set_property -dict { PACKAGE_PIN K13      IOSTANDARD LVCMOS33 } [get_ports { F[3] }]; #IO_L17P_T2_A26_15 Sch=cd
60 set_property -dict { PACKAGE_PIN P15      IOSTANDARD LVCMOS33 } [get_ports { F[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
61 set_property -dict { PACKAGE_PIN T11      IOSTANDARD LVCMOS33 } [get_ports { F[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
62 set_property -dict { PACKAGE_PIN L18      IOSTANDARD LVCMOS33 } [get_ports { F[6] }]; #IO_L4P_T0_D04_14 Sch=cg
63 set_property -dict { PACKAGE_PIN H15      IOSTANDARD LVCMOS33 } [get_ports { F[7] }]; #IO_L18N_T3_A21_VREF_15 Sch=dp
64 set_property -dict { PACKAGE_PIN J17      IOSTANDARD LVCMOS33 } [get_ports { AN[0] }]; #IO_L23P_T3_F0E_B_15 Sch=an[0]
65 set_property -dict { PACKAGE_PIN J18      IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
66 set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
67 set_property -dict { PACKAGE_PIN J14      IOSTANDARD LVCMOS33 } [get_ports { AN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
68 set_property -dict { PACKAGE_PIN P14      IOSTANDARD LVCMOS33 } [get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
69 set_property -dict { PACKAGE_PIN T14      IOSTANDARD LVCMOS33 } [get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
70 set_property -dict { PACKAGE_PIN K2       IOSTANDARD LVCMOS33 } [get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
71 set_property -dict { PACKAGE_PIN U13      IOSTANDARD LVCMOS33 } [get_ports { AN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
72
73 ##CPU Reset Button
74 #set_property -dict { PACKAGE_PIN C12      IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn
75
76 ##Buttons

```

缺省文件1/2


```

11 ##Switches
12 set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports { X[0] }]; #IO_L24N_T3_RSQ_15 Sch=sw[0]
13 set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports { X[1] }]; #IO_L3N_T0_DQS_EMOCCLK_14 Sch=sw[1]
14 set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports { X[2] }]; #IO_L6N_T0_D0S_VREF_14 Sch=sw[2]
15 set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports { X[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16 set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports { X[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17 set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports { X[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18 set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports { X[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports { X[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports { en }]; #IO_L24N_T3_34 Sch=sw[8]
21 #set_property -dict { PACKAGE_PIN U8      IOSTANDARD LVCMOS18 } [get_ports { Y[1] }]; #IO_25_34 Sch=sw[9]
22 #set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 #set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 #set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25 #set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 #set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27 #set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]


```

缺省文件2/2


实验步骤/过程




模拟图像 (Run Simulation后)




启动综合后



电路原理图






生成二进制流文件

测试方法

连接硬件进行验证

测试信号：输入不同的8位二进制数字，观察亮灯输出，具体可见输入测试激励代码。

实验结果



仿真模拟图像

其他结果可见“实验步骤/过程”的记录

实验中遇到的问题及解决办法

1. 生成二进制流文件报错，后来发现是输出端口没有一一对应
2. 刚开始的时候没有看懂报告，不知道AN有什么用，图方便只设了一位，导致刚开始不能控制只有最右边的数字亮灯，后来理解了，改正后就正确了。
3. 理解LED灯的亮法比较困难，灯管接口和输出接口对应搞了很久，没对应上导致输出数字错乱、中间一杠一直不亮或者小数点位一直亮等问题。

实验得到的启示

认真读讲义，不要压ddl（本周压ddl了，感谢助教在最后几分钟帮我验收了实验一）

意见和建议

请问能不能给出实验报告样板呢？群里只有大实验的最终报告。

目前写得很没有头绪qwq