实验报告lab05

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/12/02

实验目的

实验原理(知识背景)

本实验的目的是了解FPGA的触发器及片上存储器的特性,分析存储器的工作时序和结构,并学习如何设计寄存器组和主存。

实验环境/器材等

Verilog 2022.1

Windows 10

实验板

程序代码或流程图

v_rams_8 (lab05_ram.v)

board (lab05_register.v) (4)
my_5khz: clkgen (lab05_seg.v)
p my_ram: blk_mem_gen_1 (blk_mem_gen_1.xci)
my_rf: reg_file (lab05_register.v)
my7seg: sevenseg (lab05_seg.v) (2)
myram (lab05_ram.v)
register1 (lab05_register.v)
register4 (lab05_register.v)

所有的.v文件


```
Project Summary × lab05_register.v
                                                                                                                                                       ? 🗆 🖸
H:/DigitalLab/lab05_/lab05.srcs/sources_1/new/lab05_register.v
Q \mid \square \mid \leftarrow \mid \Rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid \square \mid \square \mid \square
                                                                                                                                                            •
          reg [7:0] ram [15:0];
52
53 与
         initial begin
             $readmemh("H:\DigitalLab\lab05\meml.txt", ram, 0, 15);
54
55 🖒
56
        always @(posedge clk) begin
            if(we && inaddr) ram[inaddr] = din;
58
        end
59 🖒
60
         assign dout = ram[outaddr];
61 ⊖ endmodule
62
64
65
         input we:
66
         input [3:0] inaddr;
        input [3:0] outaddr;
67
        input [7:0] din;
output [7:0] AN;
68
69
        output [7:0] hex:
70
        wire [7:0] rf_out, ram_out;
73
        wire clk 5khz:
74
         clkgen #(5000) my_5khz(clk, 1'b0, 1'b1, clk_5khz);
75
         blk_mem_gen_1 my_ram(.addra(inaddr), .clka(clk), .dina(din), .douta(ram_out), .ena(1'bl), .wea(we));
          {\tt reg\_file\ my\_rf(clk,\ we,\ inaddr,\ outaddr,\ din,\ rf\_out)}\,;
          sevenseg \ my7seg(clk\_5khz, \ 8'b000000011, \ \{24'b0, \ ram\_out[3:0], \ rf\_out[3:0]\}, \ AN, \ hex);
78 ← endmodule
```

顶层


```
Q | 🛗 | ← | → | 🐰 | 🛅 | 🛅 | 🗙 | // | 🎟 | 🚎 | ♀
1 ## This file is a general .xdc for the Nexys A7-100T
2 | ## To use it in a project:
3 | ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
6  ## Clock signal
8 | #create_clock -add -name sys_clk_pin -period 10.00 -waveform (0 5) [get_ports (CLK100MHZ)];
10
11 : ##Switches
15 set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports { outaddr[0] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
18 | set_property -dict { PACKAGE_PIN U18 | IOSTANDARD LVCMOS33 } [get_ports { din[0] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
23 | set_property -dict { PACKAGE_PIN T13 | IOSTANDARD LVCMOS33 } [get_ports { din[5] }]; #IO_L23P_T3_A03_D19_14 | Sch=sw[11]
26 | set_property -dict { PACKAGE_PIN U11 | IOSTANDARD LVCMOS33 } [get_ports { we }]; #IO_L19N_T3_A09_D25_VREF_14 | Sch=sw[14]
27 | #set_property -dict ( PACKAGE_PIN V10 IOSTANDARD LVCMOS33 ) [get_ports ( wrclk )]; #IO_L21P_T3_DQS_14 Sch=sw[15]
```

引脚约束文件


实验步骤/过程




仿真模拟



Synthesis Design中的Device



电路图




Implemented Design中的Package

测试方法

利用testbench并且上版检测

实验结果

主要指仿真结果和下载运行结果



仿真模拟

实验中遇到的问题及解决办法

一遇到问题就逃避,导致拖了很久。

后来没办法,再不写就要期末了...

实验得到的启示

意见和建议