实验报告lab2

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/09/25

实验目标

实现一个8-3优先编码器并在七段数码管上显示

实验原理




图 2-1: n 位输入, 2n 位输出的译码器

实验环境/器材

Verilog 2022.1

Windows 10

程序代码或流程图

```
21
22
23 🖶 module exp2(
24
       input [7:0] X,
25
       input en,
26
       output reg valid,
       output reg [6:0] F,
27
        output reg [7:0]AN
28
29
30
31
        //add your code here
32 🖶
        always @ (X or en)
33 ♀
         if (en) begin
34
             valid = 1;AN = 8'b111111110;
35
36 🖨
             casez (X)
                  8' b1???????? : F = 8' b11111000;//7
37 i
                   8' b01??????? : F = 8' b10000010;//6
38
39
                   8' b001?????? : F = 8' b10010010;//5
40
          8' b0001????? : F = 8' b10011001;//4
41
                   8' b00001???? : F = 8' b10110000; //4
                   8' b000001?? : F = 8' b10100100; //3
42 !
                  8' b0000001? : F = 8' b11111001;//2
43
44
                   8' b00000001 : F = 8' b11000000;//0
45
                  8' b000000000 : F = 8' b111111111;
                   default : F = 8'b11111111;
46 !
47 🖒
              endcase
          end
48
49 🖨
           else begin F = 8'b11111111; valid = 0; AN = 8'b111111110;
50 🖒
            end
51 ← endmodule
```

代码

```
Project Summary × lab02.v × labuz_test.v
   H:/DigitalLab/lab02/lab02.srcs/sim_1/new/lab02_test.v
  \mathsf{Q} \ \big| \ \big| \ \big| \ \ \big| \
  19 //
 23 module lab02_test();
24 | 25 |
                                       reg [7:0] X;
                                      wire [6:0] F;
  26
                                   exp2 t1(.en(en),
                                                        . X (X),
  29 🛆
                                                                       .F(F));
                                      initial
  30 🖨
                                      begin
  32
                                                     en = 1'b0; X = 8'b00000000; #10;
  33
                                                                                                       X = 8' b00000001; #10;
  34
                                                                                                        X = 8' b00000010; #10;
  35
                                                                                                        X = 8'b00000100; #10;
                                                                                                       X = 8'b00001000; #10;
  36
  37
                                                                                                        X = 8'b00010000; #10;
                                                                                                        X = 8' b00100000; #10;
  38
  39
                                                                                                        X = 8' b01000000; #10;
                                                                                                       X = 8' b10000000; #10;
                                                      en = 1'b1; X = 8'b00000000; #10;
  41
                                                                                                     X = 8' b00000001: #10:
  42
                                                                                                        X = 8' b00000010; #10;
  43
                                                                                                        X = 8' b00000100; #10;
  44
  45
                                                                                                        X = 8' b00001000; #10;
  46
                                                                                                        X = 8' b00010000; #10;
                                                                                                       X = 8' b00100000; #10;
  47
                                                                                                        X = 8' b01000000; #10;
  48
                                                                                                        X = 8' b10000000; #10;
  49
  51 ⊖ endmodule
  52
```

测试激励代码

H:/DigitalLab/nexysa7.xdc


```
Q_{i} \mid \underline{H} \mid \bullet_{i} \mid \rightarrow_{i} \mid X_{i} \mid \underline{H} \mid \underline{H} \mid X_{i} \mid X_{i} \mid \underline{H} \mid \underline{H} \mid \underline{H} \mid \underline{Q}
45 #set_property -dict ( PACKAGE_PIN VII IOSTANDARD LYCMOS33 ) [get_ports ( LED[15] )]; #IO_L2IN_T3_DQS_A06_D22_14 Sch=led[15]
 #set_property -dict { PACKAGE_PIN N15 | IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
 #set_property -dict ( PACKAGE_PIN G14 IOSTANDARD LVCMOS33 ) [get_ports ( LED17_B )]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
 #set_property -dict ( PACKAGE_PIN R11 IOSTANDARD LVCMOS33 ) [get_ports ( LED17_G )]; #IO_0_14 Sch=led17_g
 ##7 segment display
  \textbf{set\_property} \ - \textbf{dict} \ \{ \ PACKAGE\_PIN \ T14 \quad IOSTANDARD \ LVCMOS33 \ \} \ [ \ \textbf{get\_ports} \ \{ \ AN[5] \ \} ]; \ \#IO\_L14P\_T2\_SRCC\_14 \ Sch=an[5] \} \} 
 ##CPU Reset Button
```

缺省文件1/2


```
11 | ##Switches
13 | set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { X[1] }]; #IO_L3N_TO_DQS_EMCCLK_14 Sch-sw[1]
14 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { X[2] }]; #IO_L6N_TO_D08_VREF_14 Sch=sw[2]
17 | set_property -dict { PACKAGE_PIN T18 | IOSTANDARD LVCMOS33 } [get_ports { X[5] }]; #IO_L7N_T1_D1O_14 Sch=sw[5]  
18 | set_property -dict { PACKAGE_PIN U18 | IOSTANDARD LVCMOS33 } [get_ports { X[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
21 #set_property -dict { PACKAGE_PIN US IOSTANDARD LVCMOS18 } [get_ports { Y[1] }]; #IO_25_34 Sch=sw[9]
22 \ \ | \ \#set\_property \ \neg dict \ \{ \ PACKAGE\_PIN \ R16 \ \ \ IOSTANDARD \ LVCMOS33 \ \} \ \ [get\_ports \ \{ \ SW[10] \ \}]; \ \#IO\_L15P\_T2\_DQS\_RDWR\_B\_14 \ Sch=sw[10] \ \}
26 | #set_property -dict { PACKAGE_PIN_U11 | IOSTANDARD_LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
```

缺省文件2/2


实验步骤/过程




模拟图像(Run Simulation后)




启动综合后



电路原理图






生成二进制流文件

测试方法

连接硬件进行验证

测试信号:输入不同的8位二进制数字,观察亮灯输出,具体可见输入测试激励代码。

实验结果



仿真模拟图像

其他结果可见"实验步骤/过程"的记录

实验中遇到的问题及解决办法

- 1. 生成二进制流文件报错,后来发现是输出端口没有一一对应
- 2. 刚开始的时候没有看懂报告,不知道AN有什么用,图方便只设了一位,导致刚开始不能控制只有最右边的数字亮灯,后来理解了,改正后就正确了。
- 3. 理解LED灯的亮法比较困难,灯管接口和输出接口对应搞了很久,没对应上导致输出数字错乱、中间一杠一直不亮或者小数点位一直亮等问题。

实验得到的启示

认真读讲义,不要压ddl(本周压ddl了,感谢助教在最后几分钟帮我验收了实验一)

意见和建议

请问能不能给出实验报告样板呢?群里只有大实验的最终报告。

目前写得很没有头绪qwq