

实验报告lab03

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/09/25


实验目标

复习加法器的原理，学习用简单ALU的设计方式。


实验原理

c_i	a_i	b_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


(a) 一位全加器真值表



(b) 一位全加器电路图




(c) 一位全加器框图



(d) 四位串行全加器

全加器



简单加减ALU

实验环境/器材

Verilog 2022.1

Windows 10

程序代码或流程图

```
23 module alu_s( input [3:0] A,
24               input [3:0] B,
25               input [2:0] ALUctr,
26               output reg [3:0] F,
27               output reg cf,
28               output reg zero,
29               output reg of
30 );
31
32 //add your code here
33 //wire [3:0] b_in;
34 //wire carry;
35 wire [3:0] a_out;
36 wire acf, aof, azero;
37 wire lg;
38 adder madder(A,B,|ALUctr, a_out, acf, azero, aof);
39
40 assign lg = (A[3] == 1'b0 & B[3] == 1'b1) | (aof == 1'b0 & a_out[3] == 1'b0 & ~azero);
41
42 always@(*)
43 begin
44     case(ALUctr)
45         3'd0: begin F=a_out;cf=acf;zero=azero;of=aof;end
46         3'd1: begin F=a_out;cf=acf;zero=azero;of=aof;end
47         3'd2: begin F=~A;cf=1'b0;zero=|F;of=1'b0;end
48         3'd3: begin F=A&B;cf=1'b0;zero=|F;of=1'b0;end
49         3'd4: begin F=A|B;cf=1'b0;zero=|F;of=1'b0;end
50         3'd5: begin F=A^B;cf=1'b0;zero=|F;of=1'b0;end
51         3'd6: begin F={3'b0,lg};cf=1'b0;zero=|F;of=1'b0;end
52         3'd7: begin F={3'b0,azero};cf=1'b0;zero=|F;of=1'b0;end
53     endcase
54 end
55
56 endmodule
```


lab03.v源代码【1】

```

58 module adder(
59     input [3:0] A,
60     input [3:0] B,
61     input addsub,
62     output [3:0] F,
63     output cf,
64     output zero,
65     output of
66 );
67
68     wire[3:0] b_in;
69     wire carry;
70     assign b_in = {4{addsub}} ^ B;
71     assign {carry,F} = A + b_in + {3'b0,addsub};
72     assign cf = carry^addsub;
73     assign of = (A[3]^b_in[3]) & (F[3] ^ A[3]);
74     assign zero = ~(|F);
75 endmodule

```

lab03.v源代码【2】




测试激励代码



```
Project Summary x Device x lab03.v x alu_tst.v x Schematic x nexysa7-03.xdc x
H:/DigitalLab/nexysa7-03.xdc
10 ;
11 ##Switches
12 set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {A[0]}]
13 set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports {A[1]}]
14 set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} [get_ports {A[2]}]
15 set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {A[3]}]
16 set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {B[0]}]
17 set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
18 set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
19 set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS33} [get_ports {B[3]}]
20 set_property -dict {PACKAGE_PIN T8 IOSTANDARD LVCMOS18} [get_ports {ALUctr[0]}]; #IO_L24N_T3_34 Sch=sw[8]
21 set_property -dict {PACKAGE_PIN U8 IOSTANDARD LVCMOS18} [get_ports {ALUctr[1]}]; #IO_25_34 Sch=sw[9]
22 set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {ALUctr[2]}]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 #set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports {SW[11]}]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 #set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports {SW[12]}]; #IO_L24P_T3_35 Sch=sw[12]
25 #set_property -dict {PACKAGE_PIN U12 IOSTANDARD LVCMOS33} [get_ports {SW[13]}]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 #set_property -dict {PACKAGE_PIN U11 IOSTANDARD LVCMOS33} [get_ports {SW[14]}]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27 #set_property -dict {PACKAGE_PIN V10 IOSTANDARD LVCMOS33} [get_ports {SW[15]}]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28 ;
29 ##LEDs
30 set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVCMOS33} [get_ports {F[0]}]
31 set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS33} [get_ports {F[1]}]
32 set_property -dict {PACKAGE_PIN T11 IOSTANDARD LVCMOS33} [get_ports {F[2]}]
33 set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33} [get_ports {F[3]}]
34 set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS33} [get_ports {zero}]
35 set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {cf}]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
36 set_property -dict {PACKAGE_PIN U17 IOSTANDARD LVCMOS33} [get_ports {of}]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
37 #set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {LED[7]}]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
38 #set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {LED[8]}]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
39 #set_property -dict {PACKAGE_PIN T15 IOSTANDARD LVCMOS33} [get_ports {LED[9]}]; #IO_L14N_T2_SRCC_14 Sch=led[9]
40 #set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {LED[10]}]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
```


缺省文件

实验步骤/过程



模拟仿真结果






测试方法

设置test文件，生成二进制流文件，上板观察亮灯情况。

实验结果

主要指仿真结果和下载运行结果



模拟仿真结果

(其余可见“实验方法/步骤”)

实验中遇到的问题及解决办法

不会写测试文件

解决方法：同学给我解释了测试代码的原理

实验得到的启示

不要害怕mo's

意见和建议