实验报告lab03

姓名 林凡琪

学号 211240042

班级 匡亚明学院


邮箱 211240042@smail.nju.edu.cn

实验时间 2022/09/25


实验目标

复习加法器的原理,学习用简单ALU的设计方式。

实验原理



全加器



简单加减ALU

实验环境/器材

Verilog 2022.1

Windows 10

程序代码或流程图

```
23 pmodule alu_s(input [3:0] A,
                      input [3:0] B,
24
25
                     input [2:0] ALUctr,
                    output reg [3:0] F,
output reg cf,
26
27
28
                    output reg zero,
29
30 );
                      output reg of
31
32 | //add your code here
34 \(\Delta\) //wire carry;
35 | wire [3:0] a_out;
36 | wire acf, aof, azero;
37 wire 1g;
38 adder madder(A, B, ALUctr, a_out, acf, azero, aof);
39
40 | assign lg = (A[3] == 1'b0&B[3]==1'b1) | (aof==1'b0&a_out[3]==1'b0&^azero);
41
42 🖨
         always@(*)
43 🖶
        begin
        case(ALUctr)
44 🖨
           3'd0: begin F=a_out;cf=acf;zero=azero;of=aof;end
3'd1: begin F=a_out;cf=acf;zero=azero;of=aof;end
45
46
             3'd2: begin F=~A;cf=1'b0;zero=|F;of=1'b0;end
3'd3: begin F=A&B;cf=1'b0;zero=|F;of=1'b0;end
47
48
             3'd4: begin F=A|B;cf=1'b0;zero=|F;of=1'b0;end
49
            3'd5: begin F=A'B;cf=1'b0;zero=|F;of=1'b0;end
3'd6: begin F={3'b0,1g};cf=1'b0;zero=|F;of=1'b0;end
3'd7: begin F={3'b0,azero};cf=1'b0;zero=|F;of=1'b0;end
50
51
52
53 🖒
             endcase
54 🖨
            end
55 ¦
```

lab03.v源代码【1】

```
58 🖨
           module adder(
                  input [3:0] A,
59
                  input [3:0] B,
60
                  input addsub,
61
                  output [3:0] F,
62
                  output cf,
63
64
                  output zero,
                  output of
65
                  );
66
67
                  wire[3:0] b_in;
68
                  wire carry;
69
                  assign b_{in} = \{4\{addsub\}\} \hat{B};
70
71
                  assign \{carry, F\} = A + b_{in} + \{3'b0, addsub\};
72
                  assign cf = carry^addsub;
                  assign of = (A[3]^b_in[3]) & (F[3]^A[3]);
73
                  assign zero = ^{\sim}(|F);
74
         endmodule
75 🖨
```

lab03.v源代码【2】


```
? ×
Project Summary × Device × lab03.v × alu_tst.v × Schematic
                                                                                                                                                ? 🗆 🖸
 H:/DigitalLab/lab03/lab03.srcs/sim_1/new/alu_tst.v
                                                                                                                                                     ×
 Ф
23 module alu_tst();
24
        reg [3:0] A;
        reg [3:0] B;
         reg [2:0] ALUctr;
         wire [3:0] F;
        wire cf:
         wire of;
         wire zero;
31
32 🖨
       alu s i1(
33 ¦
        . A(A),
34
        . ALUctr(ALUctr),
        . F(F),
        . cf (cf),
         .zero(zero)
40 🖒
         initial begin
41 Ö
            #10 begin A = 4'b1111; B = 4'b1000; ALUctr = 4'b0000; end
            #100 ALUctr = 4' b0010;
            #100 ALUctr = 4' b0011;
#100 ALUctr = 4' b0110;
44
45
            #100 ALUctr = 4' b1000;
46
            #100 ALUctr = 4'b1111;
            #100 begin A = 4'b1000; B = 4'b1111; ALUctr = 4'b0010; end
48
            #100 ALUctr = 4'b0011;
49
            #100 ALUctr = 4' b1000;
50 !
51 🖒
52 🖕 endmodule
```

测试激励代码


```
Project Summary × Device × lab03.v × alu_tst.v × Schematic × nexysa7-03.xdc
                                                                                                                                        ? 🗆 🖸
H:/DigitalLab/nexysa7-03.xdc
Q \mid \square \mid \leftarrow \mid \Rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid \square \mid \square \mid \square
                                                                                                                                            ٥
   set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {A[0]}]
13 | set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports {A[1]}]
   set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} [get_ports {A[2]}]
     set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {A[3]}]
     set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {B[0]}]
     set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
    set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
    set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS33} [get_ports {B[3]}]
    set_property -dict { PACKAGE_PIN T8 | IOSTANDARD LVCMOSI8 } [get_ports { ALUctr[0] }]; #IO_L24N_T3_34 Sch=sw[8] set_property -dict { PACKAGE_PIN U8 | IOSTANDARD LVCMOSI8 } [get_ports { ALUctr[1] }]; #IO_25_34 Sch=sw[9]
     #set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L2OP_T3_AO8_D24_14 Sch=sw[13]
   30 set property -dict {PACKAGE PIN L18 IOSTANDARD LVCMOS33} [get ports {F[0]}]
    set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS33} [get_ports {F[1]}]
31
     set_property -dict {PACKAGE_PIN T11 IOSTANDARD LVCMOS33} [get_ports {F[2]}]
    set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33} [get_ports {F[3]}]
     set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS33} [get_ports zero]
    set_property -dict { PACKAGE_PIN_V17 | IOSTANDARD_LVCMOS33 } [set_ports { cf }]; #IO_LISN_T2_AI1_D27_14 Sch=led[5] set_property -dict { PACKAGE_PIN_U17 | IOSTANDARD_LVCMOS33 } [set_ports { cf }]; #IO_LITP_T2_AI4_D30_14 Sch=led[6]
      \textit{\#set\_property -dict (PACKAGE\_PIN V16 IOSTANDARD LVCMOS33) [get\_ports (LED[8])]; \#IO\_L16N\_72\_A15\_D31\_14 Sch=led[8] }
```

缺省文件


实验步骤/过程




模拟仿真结果



电路图



Device




测试方法

设置test文件,生成二进制流文件,上板观察亮灯情况。

实验结果

主要指仿真结果和下载运行结果



模拟仿真结果

(其余可见"实验方法/步骤")

实验中遇到的问题及解决办法

不会写测试文件

解决方法:同学给我解释了测试代码的原理

实验得到的启示

不要害怕mo's

意见和建议