实验报告 lab04

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/10/20

实验目的

复习计数器的工作原理,通过介绍几种简单计数器的工作过程和设计方法、以及开发 板系统时钟的使用,学习计数器的设计和定时器的工作原理。

实验原理(知识背景)

利用计数器进行时钟信号分频,可以设计出任何我们需要的时钟信号。

实验环境/器材等

Verilog 2022.1

Windows 10

程序代码或流程图

顶层设计模块Timer和计数模块counter

```
Project Summary × lab04.v ×
H:/DigitalLab/lab04/lab04.srcs/sources_1/new/lab04.v
                                                                                                          ٥
```

counter和clkgen部分

```
| 103 | parameter clk_freq=1000; | 104 | parameter countlimit=100000000/2/clk_freq=1; | 105 | reg [31:0] clkcount; | 106 © initial begin | 107 | clkcount = 32'd0; | 108 | clkount = 1'b0; | 100 © end | 110 © always @ (posedge clkin) | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 | 110 |
```

clkgen和sevenseg部分

实验报告 lab04 3

sevenseg和decode38

bcd7seg模块

实验报告 lab04 4

```
6 ! ## Clock signal
          \textit{\#create\_clock -add -name sys\_clk\_pin -period 10.00 -waveform \{0.5\} [get\_ports \ (CLK100MHZ\}]; } 
10
         ##Switches
          \textit{\#set\_property -dict (PACKAGE\_PIN M13 IOSTANDARD LVCMOS33) [get\_ports (SW[2])]; \#IO\_L6N\_TO\_D08\_VREF\_14 Sch=sw[2] } 
         #set_property -dict ( PACKAGE_PIN R17 IOSTANDARD LVCMOS33 ) [get_ports ( SW[4] )]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
         18
         #set_property -dict { PACKAGE_PIN R13 | IOSTANDARD LVCMOS33 } [get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
19
         20
         #set_property -dict ( PACKAGE_PIN US | IOSTANDARD LYCMOS18 ) [get_ports ( SW[9] )]; #IO_25_34 Sch=sw[9] 
#set_property -dict ( PACKAGE_PIN R16 | IOSTANDARD LYCMOS33 ) [get_ports ( SW[10] )]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
22
         \#set\_property \neg dict \ \textit{(PACKAGE\_PIN T13} \quad \textit{IOSTANDARD LVCMOS33 )} \ \textit{[get\_ports (SW[11])]; } \#IO\_L23P\_T3\_A03\_D19\_14 \ Sch=sw[11] \ \textit{(SW[11])} \ \textit{(S
23
         24
         25
         #set_property -dict ( PACKAGE_PIN U11 IOSTANDARD LVCMOS33 ) [get_ports ( SW[14] )]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
26
         #set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports { SW[15] }]: #IO L2IP T3 DOS 14 Sch=sw[15]
28
29
         ## LEDs
         30
31
         32
         34
          \textbf{set\_property} - \textbf{dict} ~ \{ \texttt{PACKAGE\_PIN} ~ \texttt{V17} & \texttt{IOSTANDARD} ~ \texttt{LVCMOS33} ~ \} ~ \\ [\texttt{get\_ports} ~ \{ \texttt{LED[5]} ~ \}]; ~ \\ \# \textit{IO\_L18N\_T2\_A11\_D27\_14} ~ \textit{Sch=led[5]} ~ \} \\ [\texttt{NOSTANDARD} ~ \texttt{LVCMOS33} ~ \} ~ \\ [\texttt{NOSTANDARD} ~ \texttt{LVCMOS33} ~ \} ~ \\ [\texttt{NOSTANDARD} ~ \texttt{LVCMOS33} ~ ] ~ \\ [\texttt{NOSTANDARD}
35
         36
         37
38
         #set property -dict ( PACKAGE PIN V15 | IOSTANDARD LVCMOS33 ) [get ports ( LED[12] )]: #IO L16P T2 CSI B 14 Sch=led[12]
```

缺省文件1/2

```
54 ##7 segment display
58
 60 | set_property -dict { PACKAGE_PIN T11 | IOSTANDARD LVCMOS33 } [get_ports { HEX[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
61
 set_property -dict { PACKAGE_PIN H15 | IOSTANDARD LVCMOS33 } [get_ports { HEX[7] }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
 63
64 set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
 65
 66 !
 67
 68 !
69
 70
 ##CPU Reset Button
 74
 76 i
 #set property -dict ( PACKAGE PIN M18 IOSTANDARD LVCMOS33 ) [get ports ( BTNU )]: #IO L4N TO D05 14 Sch=btnu
 #set_property -dict ( PACKAGE_PIN P17 IOSTANDARD LVCMOS33 ) [get_ports ( BTNL )]; #IO_L12P_TI_MRCC_14 Sch=btn1
78
 79
80 | #set_property -dict { PACKAGE_PIN P18 | IOSTANDARD LVCMOS33 } [get_ports { BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
81
82 ¦
```

缺省文件2/2


```
| No. | No.
```

测试激励代码


实验步骤/过程

源程序代码如上


仿真模拟



Run Synthesis后




Device



电路图

Run Implementation后




Package

生成二进制流文件,上板(验收可见)

测试方法

用testbench并且上版测试

实验结果



仿真模拟

其他见上

实验中遇到的问题及解决办法

模拟总是失败,全是XXXX,即使初始化了也没有用。

模拟时长限制导致需要更改分频

实验得到的启示

多提问

意见和建议