

# 实验报告 lab04

姓名 林凡琪

学号 211240042

班级 匡亚明学院

邮箱 211240042@smail.nju.edu.cn

实验时间 2022/10/20

## 实验目的

复习计数器的工作原理，通过介绍几种简单计数器的工作过程和设计方法、以及开发板系统时钟的使用，学习计数器的设计和定时器的工作原理。

## 实验原理（知识背景）

利用计数器进行时钟信号分频，可以设计出任何我们需要的时钟信号。

## 实验环境/器材等

Verilog 2022.1

Windows 10

## 程序代码或流程图

```
22 :  
23 :  
24 : module Timer(  
25 :     input CLK100MHZ,  
26 :     input SW,  
27 :     input BTNC,  
28 :     output LED_10,  
29 :     output [7:0] LED,  
30 :     output [7:0] AN,  
31 :     output [7:0] HEX  
32 : );  
33 : wire clk_1s, clk_10k;  
34 : wire rco1, rco2;  
35 : wire [3:0] q1, q2;  
36 : clkgen #(1) my1s_clk(CLK100MHZ, BTNC, SW, clk_1s);  
37 : clkgen #(10000) my10k_clk(CLK100MHZ, BTNC, 1'b1, clk_10k);  
38 : counter i1 (  
39 :     .clk(clk_1s), .en(SW), .rst(BTNC), .cnt_limit(4'd10), .Q(q1), .rco(rco1)  
40 : );  
41 : counter i2 (  
42 :     .clk(rco1),  
43 :     .en(SW),  
44 :     .rst(BTNC),  
45 :     .cnt_limit(4'd10),  
46 :     .Q(q2),  
47 :     .rco(rco2)  
48 : );  
49 : sevenseg my_7seg(clk_10k, 8'h3, {24'b0, q2, q1}, AN, HEX);  
50 : assign LED[7:0] = {q2, q1};  
51 : assign LED_10 = clk_1s;  
52 : endmodule  
53 :  
54 : module counter(  
55 :     input clk,  
56 :     input en,  
57 :     input rst,  
58 :     input [3:0] cnt_limit,  
59 :     output reg [3:0] Q,  
60 :     output reg rco  
61 : );  
62 :
```

顶层设计模块Timer和计数模块counter

```
Project Summary x lab04.v x
H:/DigitalLab/lab04/lab04.srcs/sources_1/new/lab04.v

64 initial
65 begin
66     Q<=4'd0;
67     rco = 1'b0;
68 end
69 always@(posedge clk or posedge rst)
70 begin
71     if(rst)
72     begin
73         Q<=4'd0;
74         rco <= 1'b0;
75     end
76     else
77     if(en)
78     begin
79         if(Q==ent_limit-4'd1)
80         begin
81             Q<=4'd0;
82             rco <= 1'b1;
83         end
84         else
85         begin
86             Q <= Q+4'd1;
87             rco <= 1'b0;
88         end
89     end
90 end
91 end
92 endmodule

93
94
95 module clkgen(
96     input clk_in,
97     input rst,
98     input clk_en,
99     output reg clkout
100     //output reg [31:0] clkcount
101 );
102 parameter clk_freq=1000;
103 parameter countlimit=100000000/2/clk_freq-1;
104
```

counter和clkgen部分

```
103 parameter clk_freq=1000;
104 parameter countlimit=100000000/2/clk_freq-1;
105 reg [31:0] clkcount;
106 initial begin
107     clkcount = 32'd0;
108     clkout = 1'b0;
109 end
110 always @ (posedge clk_in)
111 begin
112     if(rst) begin
113         clkcount<=0;
114         clkout<=1'b0;
115     end
116     else begin
117         if(clk_en) begin
118             if(clkcount>=countlimit)begin
119                 clkcount<=32'd0;
120                 clkout<=clkout;
121             end
122             else begin
123                 clkcount<=clkcount+1;
124             end
125         end
126     end
127 endmodule
128
129
130 module sevenseg(
131     input clk,
132     input [7:0] en,
133     input [31:0] digits,
134     output [7:0] an,
135     output [7:0] hex
136 );
137 reg [3:0] d;
138 reg [2:0] s;
139 wire [7:0] my_an;
140 initial begin
141     s = 3'b000;
142 end
143
```

clkgen和sevenseg部分

```

144: always@(s)
145:   case(s)
146:     3'd0:d=digits[3:0];
147:     3'd1:d=digits[7:4];
148:     3'd2:d=digits[11:8];
149:     3'd3:d=digits[15:12];
150:     3'd4:d=digits[19:16];
151:     3'd5:d=digits[23:20];
152:     3'd6:d=digits[27:24];
153:     3'd7:d=digits[31:28];
154:     default:d=4'd0;
155:   endcase
156: always@(posedge clk)
157:   s <= s + 1;
158:   decode38 dec(s,my_an);
159:   assign an=(en[s]==1'b1)?my_an:8'hff;
160:   bcd7seg seg(d,hex);
161:
162: endmodule
163:
164:
165: module decode38 (
166:   input [2:0] s,
167:   output reg [7:0] a
168: );
169:   always @(s)
170:     case (s)
171:       3'b000 : a = 8'b00000001;
172:       3'b001 : a = 8'b00000010;
173:       3'b010 : a = 8'b00000100;
174:       3'b011 : a = 8'b00001000;
175:       3'b100 : a = 8'b00010000;
176:       3'b101 : a = 8'b00100000;
177:       3'b110 : a = 8'b01000000;
178:       3'b111 : a = 8'b10000000;
179:       default: a = 8'b00000000;
180:     endcase
181:     //add your code here
182:
183: endmodule
184:

```

## sevenseg和decode38

```

184:
185: module bcd7seg(
186:   input [3:0] b,
187:   output reg [7:0] h
188: );
189:   always @(b)
190:     case (b)
191:       4'd9 : h = 8'b10010000;
192:       4'd8 : h = 8'b10000000;
193:       4'd7 : h = 8'b11111000;
194:       4'd6 : h = 8'b10000010;
195:       4'd5 : h = 8'b10010010;
196:       4'd4 : h = 8'b10011001;
197:       4'd3 : h = 8'b10110000;
198:       4'd2 : h = 8'b10100100;
199:       4'd1 : h = 8'b11111001;
200:       4'd0 : h = 8'b11000000;
201:       default: h = 8'b11111111;
202:     endcase
203:
204: endmodule
205:

```

## bcd7seg模块

```

6  ## Clock signal
7  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
8  #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];
9
10
11  ##Switches
12  set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports { SW }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
13  #set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports { SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14  #set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
15  #set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports { SW[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16  #set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports { SW[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17  #set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports { SW[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18  #set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports { SW[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19  #set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports { SW[7] }]; #IO_L6N_T0_D07_14 Sch=sw[7]
20  #set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21  #set_property -dict { PACKAGE_PIN U8       IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
22  #set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23  #set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24  #set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25  #set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26  #set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27  #set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29  ## LEDs
30  set_property -dict { PACKAGE_PIN H17      IOSTANDARD LVCMOS33 } [get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
31  set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
32  set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports { LED[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
33  set_property -dict { PACKAGE_PIN N14      IOSTANDARD LVCMOS33 } [get_ports { LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
34  set_property -dict { PACKAGE_PIN R18      IOSTANDARD LVCMOS33 } [get_ports { LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
35  set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
36  set_property -dict { PACKAGE_PIN U17      IOSTANDARD LVCMOS33 } [get_ports { LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
37  set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
38  #set_property -dict { PACKAGE_PIN T15      IOSTANDARD LVCMOS33 } [get_ports { LED[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
39  #set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports { LED_10 }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
40  #set_property -dict { PACKAGE_PIN T16      IOSTANDARD LVCMOS33 } [get_ports { LED[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
41  #set_property -dict { PACKAGE_PIN V15      IOSTANDARD LVCMOS33 } [get_ports { LED[12] }]; #IO_L16P_T2_CST_B_14 Sch=led[12]

```

## 缺省文件1/2

```

53  ##7 segment display
54
55  set_property -dict { PACKAGE_PIN T10      IOSTANDARD LVCMOS33 } [get_ports { HEX[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
56  set_property -dict { PACKAGE_PIN R10      IOSTANDARD LVCMOS33 } [get_ports { HEX[1] }]; #IO_25_14 Sch=cb
57  set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports { HEX[2] }]; #IO_25_15 Sch=cc
58  set_property -dict { PACKAGE_PIN K13      IOSTANDARD LVCMOS33 } [get_ports { HEX[3] }]; #IO_L17P_T2_A26_15 Sch=cd
59  set_property -dict { PACKAGE_PIN P15      IOSTANDARD LVCMOS33 } [get_ports { HEX[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
60  set_property -dict { PACKAGE_PIN T11      IOSTANDARD LVCMOS33 } [get_ports { HEX[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
61  set_property -dict { PACKAGE_PIN L18      IOSTANDARD LVCMOS33 } [get_ports { HEX[6] }]; #IO_L4P_T0_D04_14 Sch=cg
62  set_property -dict { PACKAGE_PIN H15      IOSTANDARD LVCMOS33 } [get_ports { HEX[7] }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
63  set_property -dict { PACKAGE_PIN J17      IOSTANDARD LVCMOS33 } [get_ports { AN[0] }]; #IO_L23P_T3_F0E_B_15 Sch=an[0]
64  set_property -dict { PACKAGE_PIN J18      IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
65  set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
66  set_property -dict { PACKAGE_PIN J14      IOSTANDARD LVCMOS33 } [get_ports { AN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
67  set_property -dict { PACKAGE_PIN P14      IOSTANDARD LVCMOS33 } [get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
68  set_property -dict { PACKAGE_PIN T14      IOSTANDARD LVCMOS33 } [get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
69  set_property -dict { PACKAGE_PIN K2       IOSTANDARD LVCMOS33 } [get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
70  set_property -dict { PACKAGE_PIN U13      IOSTANDARD LVCMOS33 } [get_ports { AN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
71
72  ##CPU Reset Button
73  #set_property -dict { PACKAGE_PIN C12      IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_reseten
74
75  ##Buttons
76  set_property -dict { PACKAGE_PIN N17      IOSTANDARD LVCMOS33 } [get_ports { BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc
77  #set_property -dict { PACKAGE_PIN M18      IOSTANDARD LVCMOS33 } [get_ports { BTNU }]; #IO_L4N_T0_D05_14 Sch=btneu
78  #set_property -dict { PACKAGE_PIN P17      IOSTANDARD LVCMOS33 } [get_ports { BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btntl
79  #set_property -dict { PACKAGE_PIN M17      IOSTANDARD LVCMOS33 } [get_ports { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr
80  #set_property -dict { PACKAGE_PIN P18      IOSTANDARD LVCMOS33 } [get_ports { BTND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
81
82

```

## 缺省文件2/2

```
lab04.v x lab04_test.v x Untitled 1 x
H:/DigitalLab/lab04/lab04.srcs/sim_1/new/lab04_test.v


14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////
21
22
23 module lab04_test(
24 );
25 reg CLK100MHZ;
26 reg SW;
27 reg BTNC;
28
29 wire [7:0] LED;
30 wire [7:0] AN;
31 wire [7:0] HEX;
32
33 Timer u0(
34     .SW(SW),
35     .CLK100MHZ(CLK100MHZ),
36
37     .BTNC(BTNC),
38     .LED(LED),
39     .AN(AN),
40     .HEX(HEX) );
41
42 initial
43 begin
44     CLK100MHZ=1'b0;
45     //CLK100MHZ = 100000000;#200
46     BTNC = 0;
47
48     SW = 0;
49     forever
50     #1 CLK100MHZ=~CLK100MHZ; //T=10
51 end
52
53 endmodule
54
```

测试激励代码


## 实验步骤/过程

源程序代码如上


仿真模拟



## Run Synthesis后




Device



电路图

## Run Implementation后



Package


生成二进制流文件，上板（验收可见）

## 测试方法

用testbench并且上版测试

## 实验结果





仿真模拟

其他见上

## 实验中遇到的问题及解决办法

模拟总是失败，全是XXXX，即使初始化了也没有用。

模拟时长限制导致需要更改分频

## 实验得到的启示

多提问

## 意见和建议