Task


T-013: Design a D-flip flop with:

- 1. Active low asynchronous reset.
- 2. Negative clock edge triggered.

CODE:

```
design.sv
        \oplus
                                                                      SV/Verilog Design
 1 module D_flipflop(input wire D,
                         input wire clk,
 3
                         input wire reset,
                        output reg Q,
 4
 5
                        output wire Qbar
 6
      always@(negedge clk, negedge reset)
 7
 8
        begin
          if(~reset)
 9
10
             Q \leftarrow = 0;
11
          else begin
12
             Q \leftarrow D;
13
             end
14
        end
15 assign Qbar=~Q;
16 endmodule
```

HARDWARE:



TESTBENCH CODE:

```
testbench.sv
                                                              SV/Verilog Testbench
1 // Code your testbench here
2 // or browse Examples
3 module tb_dflipflop();
     reg inp1;
5
     reg inp2;
6
     reg inp3;
     wire out1, out2;
7
     //instantiation
8
     D_flipflop dff(.D(inp1),
9
10
                     .clk(inp2),
11
                     .reset(inp3),
12
                     .Q(out1),
                     .Qbar(out2)
13
                    );
14
     always #10 inp2 = ~inp2;
15
     initial
16
17
       begin
         inp2=0; //clk
18
         inp3<=0; //reset
19
         #10
20
21
         inp3<=1;
         repeat(10) @ (posedge inp2)
22
23
         begin
         inp1=$random;
24
25
         end
         inp3<=0;
26
27
       end
     initial
28
29 begin
     $dumpfile("dump.vcd");
30
     $dumpvars();
31
     #150
32
     $finish;
33
34 end
35 endmodule
```

TESTBENCH:

