


Task

T-013: Design a D-flip flop with:


1. Active low asynchronous reset.
2. Negative clock edge triggered.

CODE:

```
design sv 
1 module D_flipflop(input wire D,
2                   input wire clk,
3                   input wire reset,
4                   output reg Q,
5                   output wire Qbar
6                   );
7   always@(negedge clk, negedge reset)
8   begin
9     if(~reset)
10      Q<=0;
11    else begin
12      Q<=D;
13    end
14  end
15  assign Qbar=~Q;
16 endmodule
```

SV/Verilog Design

HARDWARE:



TESTBENCH CODE:

testbench.sv

SV/Verilog Testbench

```

1 // Code your testbench here
2 // or browse Examples
3 module tb_dflipflop();
4     reg inp1;
5     reg inp2;
6     reg inp3;
7     wire out1, out2;
8     //instantiation
9     D_flipflop dff(.D(inp1),
10                    .clk(inp2),
11                    .reset(inp3),
12                    .Q(out1),
13                    .Qbar(out2)
14                    );
15     always #10 inp2 = ~inp2;
16     initial
17     begin
18         inp2=0; //clk
19         inp3<=0; //reset
20         #10
21         inp3<=1;
22         repeat(10) @ (posedge inp2)
23         begin
24             inp1=$random;
25         end
26         inp3<=0;
27     end
28     initial
29     begin
30         $dumpfile("dump.vcd");
31         $dumpvars();
32         #150
33         $finish;
34     end
35 endmodule

```

TESTBENCH:

