## **Task**

T-008: Design/code a test-bench for the calculator design.

```
CODE:
```

```
module calculator(input wire [7:0] first_num,
          input wire [7:0] second_num,
          //2bits 00=plus; 01=minus; 10=mul; 11=div
          input wire [1:0] operation,
          output wire [15:0] result
         );
reg [15:0] temp_out;
 always@(*)
  begin
   if(operation ==2'b0)
    temp_out=first_num + second_num;
   else if(operation==2'b01)
    temp_out= second_num - first_num;
   else if (operation == 2'b10)
    temp_out= first_num * second_num;
   else
    temp_out= first_num / second_num;
  end
```

```
assign result = temp_out;
```

## endmodule

```
\Box
design.sv
                                                               SV/Verilog De
 1 // Code your design here
  2 // Code your design here
 3 //take two numbers; perform the desired operations(+, -, *, /)
 4 //8 bits inputs
 5 module calculator(input wire [7:0] first_num,
                       input wire [7:0] second_num,
                       //2bits 00=plus; 01=minus; 10=mul; 11=div
 8
                       input wire [1:0] operation,
 9
                       output wire [15:0] result
 10
 11
                      );
      reg [15:0] temp_out;
 12
      always@(*)
 13
 14
        begin
 15
          if(operation ==2'b0)
            temp_out=first_num + second_num;
 16
 17
          else if(operation==2'b01)
            temp_out= second_num - first_num;
 18
          else if (operation == 2'b10)
 19
 20
            temp_out= first_num * second_num;
 21
            temp_out= first_num / second_num;
 22
 23
        end
      assign result = temp_out;
 24
 25 endmodule
 26
```

## **TESTBENCH CODE:**

```
.operation(inp3),
             .result(out)
    );
initial //trigger at zero time
 begin
  inp1 = 200;
  inp2 = 100;
  inp3 = 00;
  #10
  inp1 = 200;
  inp2 = 100;
  inp3 = 01;
  #10
  inp1 = 200;
  inp2 = 100;
  inp3 = 10;
  #10
  inp1 = 200;
  inp2 = 100;
```

```
inp3 = 11;

end
initial
begin
//dump waves
$dumpfile("dump.vcd");
$dumpvars();
#70
$finish;
end
endmodule
```

```
testbench.sv
                                                         SV/Verilog Testbench
 1 // Code your testbench here
 2 // or browse Examples
 3 module tb_calculator();
    reg [7:0] inp1;
 5
    reg [7:0] inp2;
 6
     reg [1:0] inp3;
 7
     wire [15:0] out;
     //instantiate
 8
     calculator cal_culator(.first_num(inp1),
 9
                            .second_num(inp2),
 10
 11
                            .operation(inp3),
 12
                            .result(out)
 13
     initial //trigger at zero time
 14
       begin
 15
         inp1 = 200;
 16
         inp2 = 100;
 17
         inp3 = 00;
 18
 19
         #10
 20
 21
         inp1 = 200;
         inp2 = 100;
 22
         inp3 = 01;
 23
 24
         #10
 25
         inp1 = 200;
 26
         inp2 = 100;
 27
         inp3 = 10;
 28
 29
30
         #10
         inp1 = 200;
31
         inp2 = 100;
 32
 33
         inp3 = 11;
 34
     end
 35
        initial
 36
 37
           begin
               //dump waves
 38
               $dumpfile("dump.vcd");
 39
               $dumpvars();
 40
               #70
 41
               $finish;
 42
            end
 43
 44 endmodule
```

## **WAVEFORM:**

