


# PROJECT\_1

Digital Design



Name: Nabil Ebrahim Abd\_Elaty Abd\_Elrazeq  
TA: Mai Sherif

# First:

VS\_CODES:

RTL:-

```
1  module register #(
2      parameter WIDTH = 18,
3      parameter RSTTYPE = "SYNC",
4      parameter REG = 1
5  )(
6      input wire CLK,
7      input wire RST,
8      input wire CE,
9      input wire [WIDTH-1:0] D,
10     output reg [WIDTH-1:0] Q
11 );
12
13 generate
14     if (REG == 1) begin
15         // SYNC RESET
16         if (RSTTYPE == "SYNC") begin : sync_block
17             always @(posedge CLK) begin
18                 if (RST)
19                     Q <= 0;
20                 else if (CE)
21                     Q <= D;
22             end
23         end
24         // ASYNC RESET
25     else begin : async_block
26         always @(posedge CLK or posedge RST) begin
27             if (RST)
28                 Q <= 0;
29             else if (CE)
30                 Q <= D;
31         end
32     end
33 end
34 else begin : bypass_block
35     always @(*) begin
36         Q = D;
37     end
38 end
39 endgenerate
40
41 endmodule
```

```


1  module DSP48A1 #(
2      parameter A0REG = 0,
3      parameter A1REG = 1,
4      parameter B0REG = 0,
5      parameter B1REG = 1,
6      parameter CREG = 1,
7      parameter DREG = 1,
8      parameter MREG = 1,
9      parameter PREG = 1,
10     parameter CARRYINREG = 1,
11     parameter CARRYOUTREG = 1,
12     parameter OPMODEREG = 1,
13     parameter RSTTYPE = "SYNC", // "SYNC" or "ASYNC"
14     parameter CARRYINSEL = "OPMODE5", // "CARRYIN" or "OPMODE5"
15     parameter B_INPUT = "DIRECT" // "DIRECT" or "CASCADE"
16 ) (
17     input CLK,
18     input [17:0] A, B, D,
19     input [47:0] C,
20     input [47:0] PCIN,
21     input [17:0] BCIN,
22     input [7:0] OPMODE,
23     input CARRYIN,
24     input CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN,
25     input RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN,
26     output [35:0] M,
27     output [47:0] P,
28     output CARRYOUT,
29     output [47:0] PCOUT,
30     output [17:0] BCOUT,
31     output CARRYOUTF
32 );
33
34 wire [17:0] A0, A1, B0, B1, D_reg, pre_add, pmux1;
35 wire [47:0] C_reg, P_past;
36 wire [7:0] OPMODE_reg;
37 wire [35:0] mult;
38 wire CARRY, CIN, CO;
39 wire [48:0] post_add;
40 reg [47:0] X, Z;
41 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(A0REG)) m1 ( .CLK(CLK), .RST(RSTA), .CE(CEA), .D(A), .Q(A0) );
42
43 generate
44     if(B_INPUT == "DIRECT") begin
45         register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(B0REG)) m2 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(B), .Q(B0) );
46     end
47     else if(B_INPUT == "CASCADE") begin
48         register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(B0REG)) m2 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(BCIN), .Q(B0) );
49     end
50     else begin
51         register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(B0REG)) m2 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(0), .Q(B0) );
52     end
53 endgenerate
54
55 register #(.WIDTH(48), .RSTTYPE(RSTTYPE), .REG(CREG)) m3 ( .CLK(CLK), .RST(RSTC), .CE(CEC), .D(C), .Q(C_reg) );
56 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(DREG)) m4 ( .CLK(CLK), .RST(RSTD), .CE(CED), .D(D), .Q(D_reg) );
57 register #(.WIDTH(8), .RSTTYPE(RSTTYPE), .REG(OPMODEREG)) m5 ( .CLK(CLK), .RST(RSTOPMODE), .CE(CEOPMODE), .D(OPMODE), .Q(OPMODE_reg) );
58
59 assign pre_add = (OPMODE_reg[6]==1'b0) ? D_reg + B0 : D_reg - B0;
60 assign pmux1 = (OPMODE_reg[4]==1'b0) ? B0 : pre_add;
61
62 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(B1REG)) m6 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(pmux1), .Q(B1) );
63 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(A1REG)) m7 ( .CLK(CLK), .RST(RSTA), .CE(CEA), .D(A0), .Q(A1) );
64 assign BCOUT = B1;
65 assign mult = A1 * B1;
66 register #(.WIDTH(36), .RSTTYPE(RSTTYPE), .REG(MREG)) m8 ( .CLK(CLK), .RST(RSTM), .CE(CEM), .D(mult), .Q(M) );
67 assign CARRY = (CARRYINSEL=="OPMODE5") ? OPMODE_reg[5] : (CARRYINSEL=="CARRYIN") ? CARRYIN : 1'b0;
68 register #(.WIDTH(1), .RSTTYPE(RSTTYPE), .REG(CARRYINREG)) m9 ( .CLK(CLK), .RST(RSTCARRYIN), .CE(CECARRYIN), .D(CARRY), .Q(CIN) );
69
70 always @(*) begin
71     case (OPMODE_reg[1:0])
72         2'b00: X = 48'd0;
73         2'b01: X = {12'd0, M};
74         2'b10: X = P;
75         2'b11: X = {D_reg[11:0], A1[17:0], B1[17:0]};
76     endcase
77     case (OPMODE_reg[3:2])
78         2'b00: Z = 48'd0;
79         2'b01: Z = PCIN;
80         2'b10: Z = P;
81         2'b11: Z = C_reg;
82     endcase
83 end
84 assign post_add = (OPMODE_reg[7]==1'b0) ? (X+Z+CIN) : (Z-X-CIN);
85 assign P_past = post_add[47:0];
86 assign CO = post_add[48];
87 register #(.WIDTH(48), .RSTTYPE(RSTTYPE), .REG(PREG)) m10 ( .CLK(CLK), .RST(RSTP), .CE(CEP), .D(P_past), .Q(P) );
88 register #(.WIDTH(1), .RSTTYPE(RSTTYPE), .REG(CARRYOUTREG)) m11 ( .CLK(CLK), .RST(RSTCARRYIN), .CE(CECARRYIN), .D(CO), .Q(CARRYOUT) );
89 assign CARRYOUTF = CARRYOUT;
90 assign PCOUT = P;
91
92 endmodule

```

```

1 module DSP48A1_TB();
2 localparam A0REG = 0;
3 localparam A1REG = 1;
4 localparam B0REG = 0;
5 localparam B1REG = 1;
6 localparam CREG = 1;
7 localparam DREG = 1;
8 localparam MREG = 1;
9 localparam PREG = 1;
10 localparam CARRYINREG = 1;
11 localparam CARRYOUTREG = 1;
12 localparam OPMODEREG = 1;
13 localparam CARRYINSEL = "OPMODE5";
14 localparam B_INPUT = "DIRECT";
15 localparam RSTTYPE = "SYNC";
16 reg CLK;
17 reg RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN;
18 reg CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN;
19 reg [17:0] A, B, D, BCIN;
20 reg [47:0] C, PCIN;
21 reg [7:0] OPMODE;
22 reg CARRYIN;
23
24 wire [35:0] M;
25 wire [47:0] P, PCOUT;
26 wire [17:0] BCOUT;
27 wire CARRYOUT, CARRYOUTF;
28
29 DSP48A1 #(
30     .A0REG(A0REG), .A1REG(A1REG), .B0REG(B0REG), .B1REG(B1REG),
31     .CREG(CREG), .DREG(DREG), .MREG(MREG), .PREG(PREG),
32     .CARRYINREG(CARRYINREG), .CARRYOUTREG(CARRYOUTREG),
33     .OPMODEREG(OPMODEREG), .CARRYINSEL(CARRYINSEL), .B_INPUT(B_INPUT),
34     .RSTTYPE(RSTTYPE)
35 ) dut (
36     .CLK(CLK),
37     .A(A), .B(B), .C(C), .D(D), .BCIN(BCIN), .PCIN(PCIN),
38     .CARRYIN(CARRYIN),
39     .CEA(CEA), .CEB(CEB), .CEC(CEC), .CED(CED), .CEM(CEM), .CEOPMODE(CEOPMODE),
40     .CEP(CEP), .CECARRYIN(CECARRYIN),
41     .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTD(RSTD), .RSTM(RSTM),
42     .RSTOPMODE(RSTOPMODE), .RSTP(RSTP), .RSTCARRYIN(RSTCARRYIN),
43     .M(M), .P(P), .CARRYOUT(CARRYOUT), .PCOUT(PCOUT), .BCOUT(BCOUT), .CARRYOUTF(CARRYOUTF)
44     ,.OPMODE(OPMODE)
45 );
46
47 initial begin
48     CLK=0;
49     forever #1 CLK = ~CLK;
50 end
51
52 initial begin
53     {RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN} = 8'b11111111;
54     {CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN} = 8'b0;
55     {A, B, C, D, BCIN, PCIN} = 0;
56     CARRYIN = 0;
57     OPMODE = 0;
58
59     //2.1 Reset
60     @(negedge CLK);
61
62     if (P != 0 || M != 0 || CARRYOUT != 0) $display("Reset test failed");
63     else $display("Reset test passed");
64
65     {RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN} = 8'b00000000;
66     {CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN} = 8'b11111111;
67
68     //2.2 path 1
69     OPMODE = 8'b11011101;
70     A=18'd20; B=18'd10; C=48'd350; D=18'd25;
71     BCIN = $urandom % 262144; PCIN = (($urandom, $urandom) % (1 << 48)); CARRYIN = $urandom % 2;
72     repeat(4) @(negedge CLK);
73     if (BCOUT != 18'hf || M != 36'h12c || P != 48'h32 || PCOUT!= 48'h32 || CARRYOUT != 0 || CARRYOUTF != 0)
74         $display("Path 1 failed");
75     else $display("Path 1 passed");
76
77     //2.3 Path 2
78     A = 18'd20; B = 18'd10; C = 48'd350; D = 18'd25; OPMODE = 8'b00010000;
79     BCIN = $urandom % 262144; PCIN = (($urandom, $urandom) % (1 << 48)); CARRYIN = $urandom % 2;
80     repeat (3) @(negedge CLK);
81     if (BCOUT != 18'h23 || M != 36'h2bc || P != 48'd0 || PCOUT!= 48'd0 || CARRYOUT != 0 || CARRYOUTF != 0)
82         $display("Path 2 failed");
83     else $display("Path 2 passed");
84
85     //2.4 Path 3
86     A = 18'd20; B = 18'd10; C = 48'd350; D = 18'd25; OPMODE = 8'b00001010;
87     BCIN = $urandom % 262144; PCIN = (($urandom, $urandom) % (1 << 48)); CARRYIN = $urandom % 2;
88     repeat (3) @(negedge CLK);
89     if (BCOUT != 18'ha || M != 36'hc8 || P != 48'd0 || PCOUT!= 48'd0 || CARRYOUT != 0 || CARRYOUTF != 0)
90         $display("Path 3 failed");
91     else $display("Path 3 passed");
92
93     //2.5 Path 4
94     A = 18'd5; B = 18'd6; C = 48'd350; D = 18'd25; PCIN = 48'd3000; OPMODE = 8'b10100111;
95     BCIN = $urandom % 262144; CARRYIN = $urandom % 2;
96     repeat (3) @(negedge CLK);
97     if (BCOUT != 18'h6 || M != 36'h1e || P != 48'hfe6ffec0bb1 || PCOUT!= 48'hfe6ffec0bb1 || CARRYOUT != 1 || CARRYOUTF != 1)
98         $display("Path 4 failed");
99     else $display("Path 4 passed");
100
101     $display("Simulation complete.");
102
103     $finish;
104
105 end
106
107 endmodule


```

A terminal window with a dark background and light gray text. At the top left, there are three colored circles: red, yellow, and green. The terminal contains six lines of text, each preceded by a number from 1 to 6. The text is as follows:  
1 vlib work  
2 vlog Proj\_1.v proj\_2.v proj\_1\_TB.v  
3 vsim -voptargs=+acc work.DSP48A1\_TB  
4 add wave \*  
5 run -all  
6 #quit -sim


Questa sim:

Waveforms:-


#RESET\_TEST:










#PATH\_1\_TEST:






#PATH\_2\_TEST:







PATH\_3\_TEST:








PATH\_4\_TEST:





Transcript:-

```

Transcript
sim:/DSP48A1_TB/RSTTYPE
VSIM 4> run -all
# Reset test passed
# Path 1 passed
# Path 2 passed
# Path 3 passed
# Path 4 passed
# Simulation complete.
# ** Note: $finish      : C
#   Time: 28 ns Iterati
# 1

```

# Third:


[Questa lint:](#)

Show No Errors:-

The screenshot shows the Questa Lint 2021.1 interface. The main window displays a project configuration for 'project\_1' with various parameters set to 1, except for 'RSTTYPE' which is set to 'SYNC'. The 'Lint Summary' window shows 7 resolved errors. The 'Lint Checks' window shows a table with columns: Severity, Status, Check, Alias, Message, Module, Category, State, Owner, and STARC Reference. The table is currently empty.

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
----------	--------	-------	-------	---------	--------	----------	-------	-------	-----------------

schematic:-



## Fourth:

Vivado:

Elaboration:-

## THE SCHEMATIC UPLOADED AS PDF.

Messages:



Synthesis:-

## THE SCHEMATIC UPLOADED AS PDF.

Messages:





Utilization Report:

Reports

Design Runs

Utilization

×

Debug

Q

≡

⚙

%

Hierarchy

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP48A1	228	160	1	327	1
m3 (register__parame...	0	48	0	0	0
m4 (register__parame...	0	18	0	0	0
m5 (register__parame...	226	8	0	0	0
m6 (register__parame...	0	18	0	0	0
m7 (register__parame...	0	18	0	0	0
m8 (register__parame...	0	0	1	0	0
m9 (register__parame...	1	1	0	0	0
m10 (register__param...	0	48	0	0	0
m11 (register__param...	0	1	0	0	0

Time Report:

Tcl ConsoleMessagesLogReportsDesign RunsTiming x UtilizationDebug

Q≡⚙⌂●

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (326)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 5.547 ns

Worst Hold Slack (WHS): 0.182 ns

Worst Pulse Width Slack (WPWS): 4.500 ns

Total Negative Slack (TNS): 0.000 ns

Total Hold Slack (THS): 0.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Total Number of Endpoints: 87

Total Number of Endpoints: 87

Total Number of Endpoints: 162

All user specified timing constraints are met.

Timing Summary - timing\_1

Tcl ConsoleMessagesLogReportsDesign RunsTiming x UtilizationDebug

Q≡⚙⌂●

Intra-Clock Paths - sys\_clk\_pin - Setup

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (326)

Intra-Clock Paths

sys\_clk\_pin

Setup 5.547 ns (1)

Hold 0.182 ns (1)

Pulse Width 4.500 ns

Inter-Clock Paths

Name

Slack

Levels

High Fanout

From

To

Total Delay

Logic Delay

Net Delay

Requirement

Source Clock

Destination Clock

Path 1

5.547

14

48

m5/sync\_blockQ\_reg[2]C

m11/sync\_blockQ\_reg[0]D

4.110

2.149

1.961

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 2

6.111

14

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[46]D

3.765

2.141

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 3

6.158

14

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[47]D

3.718

2.094

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 4

6.181

14

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[45]D

3.695

2.071

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 5

6.192

13

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[44]D

3.684

2.060

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 6

6.200

13

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[42]D

3.676

2.052

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 7

6.247

13

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[43]D

3.629

2.005

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 8

6.270

13

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[41]D

3.606

1.982

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 9

6.281

12

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[40]D

3.595

1.971

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Path 10

6.289

12

48

m5/sync\_blockQ\_reg[2]C

m10/sync\_blockQ\_reg[38]D

3.587

1.963

1.624

10.000

sys\_clk\_pin

sys\_clk\_pin

Timing Summary - timing\_1

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Utilization	Debug					
Intra-Clock Paths - sys_clk_pin - Hold												
General Information	Name	Slack	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock
Timer Settings	Path 11	0.182	1	1	m5/sync_block.Q_reg[5]/C	m9/sync_block.Q_reg[0]/D	0.418	0.239	0.179	0.000	sys_clk_pin	sys_clk_pin
Design Timing Summary	Path 12	0.320	1	4	m9/sync_block.Q_reg[0]/C	m10/sync_block.Q_reg[0]/D	0.556	0.239	0.317	0.000	sys_clk_pin	sys_clk_pin
Clock Summary (1)	Path 13	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[0]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Check Timing (326)	Path 14	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[10]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Intra-Clock Paths	Path 15	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[11]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
sys_clk_pin	Path 16	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[12]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Setup 5.547 ns (1)	Path 17	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[13]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Hold 0.182 ns (1)	Path 18	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[14]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Pulse Width 4.501	Path 19	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[15]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Inter-Clock Paths	Path 20	0.339	1	18	m5/sync_block.Q_reg[4]/C	m6/sync_block.Q_reg[16]/D	0.575	0.239	0.336	0.000	sys_clk_pin	sys_clk_pin
Timing Summary - timing_1												

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Utilization	Debug				
Intra-Clock Paths - sys_clk_pin - Pulse Width											
General Information	Check Type	Corner	Lib Pin	Reference Pin	Required	Actual	Slack	Location	Pin		
Timer Settings	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m9/sync_block.Q_reg[0]/C		
Design Timing Summary	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[0]/C		
Clock Summary (1)	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[10]/C		
Check Timing (326)	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[11]/C		
Intra-Clock Paths	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[12]/C		
sys_clk_pin	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[13]/C		
Setup 5.547 ns (1)	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[14]/C		
Hold 0.182 ns (1)	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[15]/C		
Pulse Width 4.501	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[16]/C		
Inter-Clock Paths	Low Pulse Width	Slow	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[17]/C		

Tcl Console

Messages

Log

Reports

Design Runs

Timing

Utilization

Debug

Intra-Clock Paths - sys\_clk\_pin - Pulse Width

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (326)

Intra-Clock Paths

sys\_clk\_pin

Setup 5.547 ns (1)

Hold 0.182 ns (1)

Pulse Width 4.501

Inter-Clock Paths

Min Period

Check Type

Corner

Lib Pin

Reference Pin

Required

Actual

Slack

Location

Pin

High Pulse Width

Slow

FDRE/C

n/a

0.500

5.000

4.500

m9/sync\_block.Q\_reg[0]/C

High Pulse Width

Fast

FDRE/C

n/a

0.500

5.000

4.500

m9/sync\_block.Q\_reg[0]/C

High Pulse Width

Slow

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[0]/C

High Pulse Width

Fast

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[0]/C

High Pulse Width

Slow

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[10]/C

High Pulse Width

Fast

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[10]/C

High Pulse Width

Slow

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[11]/C

High Pulse Width

Fast

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[11]/C

High Pulse Width

Slow

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[12]/C

High Pulse Width

Fast

FDRE/C

n/a

0.500

5.000

4.500

m10/sync\_block.Q\_reg[12]/C

Min Period

n/a

DSP48E1/CLK

n/a

2.863

10.000

7.137


m8/sync\_block.Q\_reg[CLK]

Timing Summary - timing\_1

Tcl Console	Messages	Log	Reports	Design Runs	Timing	Utilization	Debug					
Intra-Clock Paths - sys_clk_pin - Pulse Width												
General Information	Check Type	Corner	Lib Pin	Reference Pin	Required	Actual	Slack	Location	Pin			
Timer Settings	High Pulse Width	Fast	FDRE/C	n/a	0.500	5.000	4.500		m10/sync_block.Q_reg[12]/C			
Design Timing Summary	Min Period	n/a	DSP48E1/CLK	n/a	2.863	10.000	7.137		m8/sync_block.Q_reg[CLK]			
Clock Summary (1)	Min Period	n/a	BUFG/I	n/a	1.592	10.000	8.408		CLK_IBUF_BUFInst1			
Check Timing (326)	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m9/sync_block.Q_reg[0]/C			
Intra-Clock Paths	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[0]/C			
sys_clk_pin	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[10]/C			
Setup 5.547 ns (1)	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[11]/C			
Hold 0.182 ns (1)	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[12]/C			
Pulse Width 4.501	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[13]/C			
Inter-Clock Paths	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[14]/C			
Min Period	Min Period	n/a	FDRE/C	n/a	1.000	10.000	9.000		m10/sync_block.Q_reg[15]/C			

Implementation: -

Device:



Messages:

Tcl Console Messages x Log Reports Design Runs Power DRC Methodology Timing Utilization

Warning (48) Info (248) Status (492) Show All

- Synthesis (43 warnings)
  - [Synth 8-2490] overwriting previous definition of module DSP48A1 [Proj\_1.v:1]
  - [Synth 8-3331] design register has unconnected port CLK (40 more like this)
  - [Constraints 18-5210] No constraint will be written out.
- Implementation (2 warnings)
  - Route Design (2 warnings)
- Implemented Design (1 warning)
  - General Messages (1 warning)
    - [Timing 38-436] There are set\_bus\_skew constraint(s) in this design. Please run report\_bus\_skew to ensure that bus skew requirements are met.

Utilization Report:

Hierarchy														
Name	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (33450)	LUT as Logic (133800)	LUT as Memory (46200)	LUT Flip Flop Pairs (133800)	Block RAM Tile (365)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)	BSCANE2 (4)	
DSP48A1	2701	4225	96	12	1510	2227	474	1574	8	1	327	2	1	
dbg_hub (dbg_hub)	475	727	0	0	255	451	24	307	0	0	0	1	1	
m3 (register__param...	0	48	0	0	22	0	0	0	0	0	0	0	0	
m4 (register__param...	0	18	0	0	9	0	0	0	0	0	0	0	0	
m5 (register__param...	226	8	0	0	73	226	0	0	0	0	0	0	0	
m6 (register__param...	0	18	0	0	7	0	0	0	0	0	0	0	0	
m7 (register__param...	0	18	0	0	10	0	0	0	0	0	0	0	0	
m8 (register__param...	0	0	0	0	0	0	0	0	0	1	0	0	0	

utilization\_1



## Time Report:

Timing x											
Design Timing Summary											
General Information											
Timer Settings											
Design Timing Summary											
Clock Summary (2)											
Check Timing (326)											
Intra-Clock Paths											
Inter-Clock Paths											
Other Path Groups											
Timing Summary - impl_1 (saved)											

Timing x											
Intra-Clock Paths - sys_clk_pin - Setup											
Design Timing Su	Name	Slack	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Clock Summary (2)	Path 21	2.706	1	3	CLK	u_ila_0/instvlla...eDelay1_reg[0]D	3.795	0.479	3.316	5.0	sys_clk_pin
Check Timing (326)	Path 22	3.393	1	3	CLK	u_ila_0/instvlla...g[7]269]_sr8]D	3.160	0.479	2.681	5.0	sys_clk_pin
Intra-Clock Paths	Path 23	4.218	1	45	u_ila_0/instvlla...s_di_r_reg[8]C	u_ila_0/instvlla...shadow_reg[8]D	5.747	0.438	5.309	10.0	sys_clk_pin
dbg_hub/instf	Path 24	4.362	0	45	u_ila_0/instvlla...s_di_r_reg[8]C	u_ila_0/instvlla...db_reg_reg[8]D	5.528	0.341	5.187	10.0	sys_clk_pin
sys_clk_pin	Path 25	4.369	1	45	u_ila_0/instvlla...s_di_r_reg[4]C	u_ila_0/instvlla...shadow_reg[4]D	5.622	0.438	5.184	10.0	sys_clk_pin
Setup 2.706	Path 26	4.381	0	45	u_ila_0/instvlla...s_di_r_reg[8]C	u_ila_0/instvlla...db_reg_reg[8]D	5.521	0.341	5.180	10.0	sys_clk_pin
Hold 0.057	Path 27	4.420	1	45	u_ila_0/instvlla...s_di_r_reg[4]C	u_ila_0/instvlla...shadow_reg[4]D	5.531	0.438	5.093	10.0	sys_clk_pin
Pulse Wid	Path 28	4.465	0	45	u_ila_0/instvlla...s_di_r_reg[8]C	u_ila_0/instvlla...db_reg_reg[8]D	5.417	0.341	5.076	10.0	sys_clk_pin
Inter-Clock Paths	Path 29	4.505	1	45	u_ila_0/instvlla...s_di_r_reg[4]C	u_ila_0/instvlla...shadow_reg[4]D	5.444	0.438	5.006	10.0	sys_clk_pin
Other Path Groups	Path 30	4.510	1	45	u_ila_0/instvlla...s_di_r_reg[5]C	u_ila_0/instvlla...shadow_reg[5]D	5.454	0.525	4.929	10.0	sys_clk_pin
Timing Summary - impl_1 (saved)											

Timing x											
Intra-Clock Paths - sys_clk_pin - Hold											
Design Timing Su	Name	Slack	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Clock Summary (2)	Path 31	0.057	0	1	u_ila_0/instvlla...in_reg[8]130]C	u_ila_0/instvlla...36.ram/DIAD[20]	0.265	0.164	0.101	0.0	sys_clk_pin
Check Timing (326)	Path 32	0.059	0	1	u_ila_0/instvlla...in_reg[8]138]C	u_ila_0/instvlla...36.ram/DIAD[27]	0.266	0.164	0.102	0.0	sys_clk_pin
Intra-Clock Paths	Path 33	0.059	0	1	u_ila_0/instvlla...in_reg[8]115]C	u_ila_0/instvlla...36.ram/DIAD[7]	0.266	0.164	0.102	0.0	sys_clk_pin
dbg_hub/instf	Path 34	0.060	0	1	u_ila_0/instvlla...in_reg[8]265]C	u_ila_0/instvlla...36.ram/DIAD[14]	0.266	0.164	0.102	0.0	sys_clk_pin
sys_clk_pin	Path 35	0.060	0	1	u_ila_0/instvlla...in_reg[8]275]C	u_ila_0/instvlla...36.ram/DIAD[26]	0.266	0.164	0.102	0.0	sys_clk_pin
Setup 2.706	Path 36	0.060	0	1	u_ila_0/instvlla...in_reg[8]241]C	u_ila_0/instvlla...36.ram/DIAD[23]	0.267	0.164	0.103	0.0	sys_clk_pin
Hold 0.057	Path 37	0.078	0	25	dbg_hub/instf...nt_d2_reg[0]C	dbg_hub/instf...5/RAMAWADR0	0.403	0.141	0.262	0.0	sys_clk_pin
Pulse Wid	Path 38	0.078	0	25	dbg_hub/instf...nt_d2_reg[0]C	dbg_hub/instf...AMA_D1/WADR0	0.403	0.141	0.262	0.0	sys_clk_pin
Inter-Clock Paths	Path 39	0.078	0	25	dbg_hub/instf...nt_d2_reg[0]C	dbg_hub/instf...5/RAMB/WADR0	0.403	0.141	0.262	0.0	sys_clk_pin
Other Path Groups	Path 40	0.078	0	25	dbg_hub/instf...nt_d2_reg[0]C	dbg_hub/instf...AMB_D1/WADR0	0.403	0.141	0.262	0.0	sys_clk_pin
Timing Summary - impl_1 (saved)											

Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodology	Timing x			
Intra-Clock Paths - sys_clk_pin - Pulse Width											
Design Timing Summary	Check Type	Corner	Lib Pin	Reference Pin	Required	Actual	Slack ^1	Location	Pin		
Clock Summary (2)	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instfB..._0_5/RAMA/...		
Check Timing (32)	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instf..._5/RAMA_D1/...		
Intra-Clock Paths	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instfB..._0_5/RAMB/...		
dbg_hub/instf	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instf..._5/RAMB_D1/...		
sys_clk_pin	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instfB..._0_5/RAMC...		
Setup 2.70	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instf..._5/RAMC_D1/...		
Hold 0.057	Low Pulse Width	Slow	RAMS32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instfB..._0_5/RAMD...		
Pulse Width	Low Pulse Width	Slow	RAMS32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instf..._5/RAMD_D1/...		
Inter-Clock Paths	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y169	dbg_hub/instfB..._2_15/RAMA/...		
Other Path Groups	Low Pulse Width	Slow	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y169	dbg_hub/instf..._5/RAMA_D1/...		
Timing Summary - impl_1 (saved)	High Pulse Width	Fast	RAMD32/CLK	n/a	1.050	5.000	3.950	SLICE_X102Y167	dbg_hub/instfB..._0_5/RAMA/...		