
# PROJECT\_1

Digital Design



Name: Nabil Ebrahim Abd\_Elaty Abd\_Elrazeq
TA: Mai Sherif

# First:

# **VS CODES:**

RTL:-

```
module register #(
        parameter WIDTH = 18,
        parameter RSTTYPE = "SYNC",
        parameter REG = 1
    )(
        input wire CLK,
        input wire RST,
        input wire CE,
        input wire [WIDTH-1:0] D,
        output reg [WIDTH-1:0] Q
    );
12
13
   generate
        if (REG == 1) begin
            if (RSTTYPE == "SYNC") begin : sync_block
                 always @(posedge CLK) begin
                     if (RST)
                         Q <= 0;
                     else if (CE)
21
                         Q \leftarrow D;
                 end
            // ASYNC RESET
            else begin : async_block
                 always @(posedge CLK or posedge RST) begin
                     if (RST)
                         Q <= 0;
                     else if (CE)
                         Q \leftarrow D;
                 end
        else begin : bypass_block
            always @(*) begin
                 Q = D;
        end
    endgenerate
    endmodule
```

```
module DSP48A1 #(
            parameter BOREG = 0,
            parameter DREG = 1,
           parameter OPMODEREG = 1,
parameter RSTYPE = "SYNC", // "SYNC" or "ASYNC"
parameter CARRYINEEL = "OPMODES", // "CARRYIN" or "OPMODES"
parameter B_INPUT = "DIRECT" // "DIRECT" or "CASCADE"
            input CLK,
input [17:0] A, B, D,
input [47:0] C,
            input [47:0] PCIN,
input [17:0] BCIN,
            input CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN,
            output [35:0] M,
            output [47:0] PCOUT,
            output [17:0] BCOUT,
            output CARRYOUTF
34 wire [17:0] A0, A1, B0, B1, D_reg, pre_add, pmux1;
35 wire [47:0] C_reg,P_past;
      wire [7:0] OPMODE_reg;
37 wire [35:0] mult;
38 wire CARRY,CIN,CO;
     register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(A0REG)) m1 ( .CLK(CLK), .RST(RSTA), .CE(CEA), .D(A), .Q(A0) );
                 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(BØREG)) m2 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(B), .Q(B0) );
            else begin
                 register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(BØREG)) m2 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(0), .Q(B0) );
     register #(.WIDTH(48), .RSTTYPE(RSTTYPE), .REG(CREG)) m3 ( .CLK(CLK), .RST(RSTC), .CE(CEC), .D(C), .Q(C_reg) );
register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(DREG)) m4 ( .CLK(CLK), .RST(RSTD), .CE(CED), .D(D), .Q(D_reg) );
register #(.WIDTH(8), .RSTTYPE(RSTTYPE), .REG(OPMODEREG)) m5 ( .CLK(CLK), .RST(RSTOPMODE), .CE(CEOPMODE), .D(OPMODE, .Q(OPMODE_reg) );
register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(B1REG)) m6 ( .CLK(CLK), .RST(RSTB), .CE(CEB), .D(pmux1), .Q(B1) );
register #(.WIDTH(18), .RSTTYPE(RSTTYPE), .REG(A1REG)) m7 ( .CLK(CLK), .RST(RSTA), .CE(CEA), .D(A0), .Q(A1) );
64 assign BCOUT = B1;
65 assign mult = A1 * B1;
67 assign CARRY= (CARRYINSEL=="OPMODE5") ? OPMODE_reg[5] : (CARRYINSEL=="CARRYIN") ? CARRYIN : 1'b0;
68 register #(.WIDTH(1), .RSTTYPE(RSTTYPE), .REG(CARRYINREG)) m9 ( .CLK(CLK), .RST(RSTCARRYIN), .CE(CECARRYIN), .D(CARRY), .Q(CIN) );
           case (OPMODE_reg[1:0])
                 2'b00: X = 48'd0;
2'b01: X = {12'd0, M};
            case (OPMODE_reg[3:2])
                 2'b00: Z = 48'd0;
2'b01: Z = PCIN;
                  2'b11: Z = C reg:
84 assign post_add = (OPMODE_reg[7]==1'b0) ? (X+Z+CIN) : (Z-X-CIN);
     assign P_past = post_add[47:0];
assign CO = post_add[48];
register #(.WIDTH(48), .RSTTYPE(RSTTYPE), .REG(PREG)) m10 ( .CLK(CLK), .RST(RSTP), .CE(CEP), .D(P_past), .Q(P) );
register #(.WIDTH(1), .RSTTYPE(RSTTYPE), .REG(CARRYOUTREG)) m11 ( .CLK(CLK), .RST(RSTCARRYIN), .CE(CECARRYIN), .D(CO), .Q(CARRYOUT) );
```

```
module DSP48A1_TB();
localparam AGREG = 0;
localparam AIREG = 1;
localparam BGREG = 0;
localparam BIREG = 1;
localparam CREG = 1;
localparam DREG = 1;
 localparam MREG = 1;
localparam PREG = 1;
localparam CARRYINREG = 1;
  localparam CARRYOUTREG = 1;
 localparam oPMODEREG = 1;
localparam cARRYINSEL = "OPMODE5";
localparam B_INPUT = "DIRECT";
localparam RSTTYPE = "SYNC";
localparam RSTTYPE = "SYNC";
reg CLK;
reg RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN;
reg CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN;
reg [17:0] A, B, D, BCIN;
reg [47:0] C, PCIN;
reg [7:0] OPMODE;
reg CARRYIN;
wire [35:0] M;
wire [47:0] P, PCOUT;
wire [17:0] BCOUT;
wire CARRYOUT, CARRYOUTF;
) dut (
           LUT (
.CLK(CLK),
.A(A), .B(B), .C(C), .D(D), .BCIN(BCIN), .PCIN(PCIN),
.CARRYIN(CARRYIN),
.CEA(CEA), .CEB(CEB), .CEC(CEC), .CED(CED), .CEM(CEM), .CEOPMODE(CEOPMODE),
.CEP(CEP), .CECARRYIN(CECARRYIN),
.RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTD(RSTD), .RSTM(RSTM),
.RSTOPMODE(RSTOPMODE), .RSTP(RSTP), .RSTCARRYIN(RSTCARRYIN),
.M(M), .P(P), .CARRYOUT(CARRYOUT), .PCOUT(PCOUT), .BCOUT(BCOUT), .CARRYOUTF(CARRYOUTF)
,.OPMODE(OPMODE)
 initial begin
CLK=0;
forever #1 CLK = ~CLK;
initial begin
  {RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN} = 8'b11111111;
  {CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN} = 8'b0;
  {A, B, C, D, BCIN, PCIN} = 0;
  CARRYIN = 0;
  enmode = 0.
            if (P !== 0 || M !== 0 || CARRYOUT !== 0) $display("Reset test failed");
else $display("Reset test passed");
             {RSTA, RSTB, RSTC, RSTD, RSTM, RSTOPMODE, RSTP, RSTCARRYIN} = 8'b000000000; {CEA, CEB, CEC, CED, CEM, CEOPMODE, CEP, CECARRYIN} = 8'b11111111;
            OPHODE 8 51181181;

A=18'd29, B=18'd10; C=48'd350; D=18'd25;

BCIN = $urandom % 262144; PCIN = ({$urandom, $urandom} % (1 << 48)); CARRYIN = $urandom % 2;

repeat(4) @(negedge CLK);

if (BCOUT! == 18'hf | | M |== 36'h12c || P !== 48'h32 || PCOUT! == 48'h32 || CARRYOUT !== 0 || CARRYOUTF !== 0)

$display("Path 1 failed");

else $display("Path 1 passed");
            //2.3 Path 2
A = 18'd20; B = 18'd10; C = 48'd350; D = 18'd25; OPMODE = 8'b00010000;
BCIN = $urandom % 262144; PCIN = ({$urandom, $urandom} % (1 << 48)); CARRYIN = $urandom % 2;
repeat (3) @(negedge CLK);
if (BCOUT !== 18'h23 || M !== 36'h2bc || P !== 48'd0 || PCOUT!== 48'd0 || CARRYOUT !== 0 || CARRYOUTF !== 0)
$display("Path 2 failed");
else $display("Path 2 passed");
            //2.4 Path 3
A = 18'd20; B = 18'd10; C = 48'd350; D = 18'd25; OPMODE = 8'b00001010;
BCIN = $urandom % 262144; PCIN = ({$urandom, $urandom} % (1 << 48)); CARRYIN = $urandom % 2;
repeat (3) @(negedge CLK);
if (BCOUT !== 18'ha | | M !== 36'hc8 || P !== 48'd0 || PCOUT!== 48'd0 || CARRYOUT !== 0 || CARRYOUTF !== 0)
$display("Path 3 failed");
else $display("Path 3 passed");
            //2.5 Path 4
A = 18'd5; B = 18'd6; C = 48'd350; D = 18'd25; PCIN = 48'd3000; OPMODE = 8'b10100111;
BCIN = $urandom % 262144; CARRYIN = $urandom % 2;
repeat (3) @(negedge CLK);
if (BCOUT !== 18'h6 || M !== 36'h1e || P !== 48'hfe6fffec0bb1 || PCOUT!== 48'hfe6fffec0bb1 || CARRYOUT !== 1 || CARRYOUTF !== 1)
$display("Path 4 failed");
else $display("Path 4 passed");
            $display("Simulation complete.");
```

DO:


```
1 vlib work
2 vlog Proj_1.v proj_2.v proj_1_TB.v
3 vsim -voptargs=+acc work.DSP48A1_TB
4 add wave *
5 run -all
6 #quit -sim
```


# **Second:**

### Questa sim:


Waveforms:-


#RESET TEST:







### #PATH\_1\_TEST:







### #PATH\_2\_TEST:







### PATH\_3\_TEST:





### PATH 4 TEST:





#### Transcript:-

```
Franscript

sim:/DSP48A1_TB/RSTTYPE

VSIM 4> run -all

# Reset test passed

# Path 1 passed

# Path 2 passed

# Path 3 passed

# Path 4 passed

# Simulation complete.

# ** Note: $finish : C


# Time: 28 ns Iterati

# 1
```


# Third:

# Questa lint:

#### Show No Errors:-



#### schematic:-



# **Fourth:**

### Vivado:

Elaboration:-

# THE SCHEMATIC UPLOADED AS PDF.

### Messages:




Synthesis:-

# THE SCHEMATIC UPLOADED AS PDF.


## Messages:




### **Utilization Report:**




### Time Report:





### Implementation: -


### Device:



#### Messages:



#### **Utilization Report:**



### Time Report:

