
Project 2 SPI

By: Nabil Ebrahim Abd ElAty Abd ElRazeq – Youssef Sameh Fawzy – Muhamed Sami Ebrahim


1 – QuestaSim Snippets

In our testbench we write first in address of 11000000 (192), Then we write data of 00001111(2'h0f), Then we read address the same address (11000000) and then we read the data on it and we expect the miso to out 00001111 on 8 cycles.


 Wave for write address(We notice that rxvalid is high after 10 clk cycles from the first mosi bit)




- Wave of write data, we first send 0 to write then 01 to write data and we write 00001111(notice that when rxvalid is high rx data is 0100001111 which is what we sent).




Memory address 192 has 0F wrote on it correctly




 Wave for read_address, We first send 1 to read then 10 to read address then the address 11000000(notice that the rx data when rxvalid is high is 2c0 or 1011000000)



- Wave for readData, We send 1 for read then 11 for read data then dummy data of 0s we expect when txvalid is high txdata is the data in the address 192 which is 0x0F.




At last miso output must give 00001111 on 8 clk cycles



2 – QuestaLint

There is no linting errors.




3 – Synthesis Snippets


We will try 3 different Encoding

1 – Gray Encoding:


Schematic after elaboration:



Schematic after synthesis:




Synthesis report:




Timing report:



Utilization:




Critical path:




Implementation Snippets:


Device:



Timing report:



Utilization:



Messages Tab:

After elaboration:



After Synthesis:




After Implementation:




2 – One-Hot Encoding:

Schematic after elaboration:



Schematic after synthesis:




Synthesis report:

```
Schematic × Constraints.xdc × SPI_SLAVE.v × synth_1_synth_synthesis_report_0 - synth_1 ×
                                                                                                                        C:/Users/Public/project_2/vivadoo/project_1/project_1.runs/synth_1/spi_wrapper.vds
Q | iii | ← | → | X | ii | iii | X | // | iii | Ω
     INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
 95
                       State |
                                                   New Encoding |
                                                                                 Previous Encoding
97
98
                        IDLE |
                                                           00001 I
                     CHK_CMD |
                                                           00010 |
                       WRITE
                                                           00100 |
                                                                                                010
                     READ_ADD |
                                                           01000 I
                                                                                                011
                    READ_DATA |
                                                           10000 |
103
104 INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'spi_slave'
106 Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:13; elapsed = 00:00:15. Memory (MB): peak = 764.914; gain
108
109
   Report RTL Partitions:
```


Timing report:



Utilization:




Critical path:





Implementation Snippets:


Device:



Timing report:




Utilization:




Messages Tab:

After elaboration:



After Synthesis:




After Implementation:




3 - Seq Encoding:


Schematic after elaboration:




Schematic after synthesis:




Synthesis report:




Timing report:



Utilization:




Critical path:




Implementation Snippets:


Device:



Timing report:




Utilization:



Messages Tab:

After elaboration:



After Synthesis:



After Implementation:



After reviewing the 3 timing reports


Seq encoding:



One-Hot encoding:



Grey-encoding:




We decided to choose the seq encoding as:

WNS = 5.752ns, it has the highest WNS which means u have the most timing margain before violating setup constraints.

WHS = 0.044ns, it has the lowest WHS, but with it's still positive and the difference between it and seq or one hot is not as high as the WNS.

Successful Bitstream:



After Debug:

