
System Verilog project

FIFO

Digital Verification



TA: Mai Sherif

Table of contents

First S	ection: Code Implementation	Page 3
1.		Page 3
2.	Top Module (FIFO TOP.sv)	
3.		
4.		
5.	Design Module (FIFO.sv)	Page 5
) Page 6
6.	Transaction Package (FIFO_PKG_TRA)	NS.sv) Page 7
7.)
8.	Scoreboard Package (FIFO_PKG_SCOF	RE.sv) Page 9
9.		Page 10
10.	Testbench Module (FIFO_TB.sv)	Page 11
Second	Section: Simulation Results	Page 12
1.	Transcript Output	Page 12
2.		
3.	Assertions Coverage	Page 13
4.	Functional Coverage	
5.		Page 14
		Page 15
		Page 15
Third	Section: Verification Plan	Page 16

First: Snippets from codes:

The Interface:

```
interface fifo_if (clk);
3 parameter FIFO_WIDTH = 16;
4 parameter FIFO_DEPTH = 8;
  input bit clk;
  logic [FIFO_WIDTH-1:0] data_in;
   logic rst_n, wr_en, rd_en;
   logic [FIFO_WIDTH-1:0] data_out;
   logic wr_ack, overflow, underflow;
   logic full, empty, almostfull, almostempty;
     modport TEST (input clk, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out,
                 output data_in, wr_en, rd_en, rst_n);
     modport DUT (input clk, data_in, wr_en, rd_en, rst_n, output full, empty, almostfull,
                  almostempty, wr_ack, overflow, underflow, data_out);
     modport MONITOR (input clk, data_in, wr_en, rd_en, full, empty,
                  rst_n, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
  endinterface
```

Top module:

```
module fifo_top;
    bit clk;
    initial begin
      clk = 0;
      forever #1 clk = ~clk;
    end
10
    fifo_if f_if (clk);
                 f_tb (f_if.TEST);
    fifo_tb
12
    fifo
                 f_dut(f_if.DUT);
    fifo_monitor f_mon(f_if.MONITOR);
14
15
    endmodule
```

Shared package:

```
package shared_pkg;

package shared_pkg;

bit test_finished = 0;

int error_count = 0;

int correct_count = 0;

event sample_event;

endpackage
```

Do and source files:

```
vlib work

vlib work

vlog -f src_files.list +cover +covercells +coveropt

vsim -voptargs=+acc work.fifo_top -cover

add wave *

coverage save fifo_top.ucdb -onexit

run -all

run -all

## vcover report fifo_top.ucdb -details -annotate -all -output coverage_pro_rpt.txt
```

```
1 FIFO_IF.sv
2 FIFO_TOP.sv
3 FIFO_SHARED.sv
4 FIFO.sv
5 FIFO_PKG_TRANS.sv
6 FIFO_PKG_COV.sv
7 FIFO_PKG_SCORE.sv
8 FIFO_MONITOR.sv
9 FIFO_TB.sv
```

```
module fifo (fifo_if.DUT f_if);
    // Local parameters (taken from interface)
    localparam FIFO_WIDTH = f_if.FIFO_WIDTH;
localparam FIFO_DEPTH = f_if.FIFO_DEPTH;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
    always @(posedge f_if.clk or negedge f_if.rst_n) begin if (!f_if.rst_n) begin
             wr_ptr    <= 0;
// Bug detected: Reset signals FIFO_IF.overflow & FIFO_IF.wr_ack</pre>
             f_if.wr_ack <= 0;
f_if.overflow <= 0;
        ense if (f_if.wr_en && !f_if.full) begin

mem[wr_ptr] <= f_if.data_in;

wr_ptr <= wr_ptr + 1;

f_if.wr_ack <= 1;

f_if.overflow <= 0;
        (!f.trst_n) begin
rd_ptr.
c= 0;
// Bug detected: Reset signals FIFO_IF.underflow
f_if.data_out <= 0;
f_if.underflow <= 0;</pre>
        else if (f_if.rd_en && !f_if.empty) begin
           f_if.data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
f_if.underflow <= 0;
        else begin
             if (f_if.rd_en && f_if.empty)
                  f_if.underflow <= 1; // reject read when empty
    always @(posedge f_if.clk or negedge f_if.rst_n) begin
        .--__1f.rst_n)
count <= 0;
end
```

```
assign f_if.full
assign f_if.empty
                                = (count == FIFO_DEPTH);
                                = (count == 0);
        assign f_if.almostfull = (count == FIFO_DEPTH-1); // Bug detected: f_if.FIFO_DEPTH-2 --> f_if.FIFO_DEPTH-1
        assign f_if.almostempty = (count == 1);
      always_comb begin
        if(!f_if.rst_n) begin
        reset_rd :assert final(rd_ptr==1'b0);
       reset_co :assert final(count==0);
       @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && !f_if.full) |=> f_if.wr_ack ;
   endproperty
        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && f_if.full) |=> f_if.overflow;
26 property udr;
       @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && f_if.empty) |=> f_if.underflow;
30 property emp;
31 @(posedge f_if.clk) disable iff (!f_if.rst_n) count==0 |-> f_if.empty;
       @(posedge f_if.clk) disable iff (!f_if.rst_n) count==FIFO_DEPTH |-> f_if.full;
       @(posedge f_if.clk) disable iff (!f_if.rst_n) (count==FIFO_DEPTH-1) |-> f_if.almostfull;
   property Aemp;
       @(posedge f_if.clk) disable iff (!f_if.rst_n) (count==1) |-> f_if.almostempty;
46 property wrap1;
        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && !f_if.full && wr_ptr == FIFO_DEPTH-1) |=> (wr_ptr == 0);
        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && !f_if.empty && rd_ptr == FIFO_DEPTH-1) |=> (rd_ptr == 0);
        @(posedge f_if.clk) disable iff (!f_if.rst_n) (count<=FIFO_DEPTH && count>=0);
   property FIFO_internal_bounds;
      @(posedge f_if.clk) disable iff (!f_if.rst_n) (wr_ptr < FIFO_DEPTH) && (rd_ptr < FIFO_DEPTH) && (count <= FIFO_DEPTH);
   assert property (ack);
    assert property (ovr);
   assert property (emp);
    assert property (Aful):
    assert property (Aemp);
   assert property (wrap1);
    assert property (wrap2);
   assert property (wrap3);
    assert property (FIFO_internal_bounds);
cover property (ack);
    cover property (ovr);
    cover property (udr);
    cover property (emp);
    cover property (ful);
    cover property (Aful);
    cover property (Aemp);
    cover property (wrap1);
    cover property (wrap2);
    cover property (wrap3);
    cover property (FIFO_internal_bounds);
```

```
1 package fifo_pkg_trans;
    import shared_pkg::*;
4 class FIFO_transaction;
        parameter FIFO_WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        rand logic [15:0] data_in;
       rand logic wr_en;
11
        rand logic rd_en;
        rand logic rst_n;
       logic wr_ack;
        logic overflow;
        logic underflow;
       logic full;
       logic empty;
       logic almostfull;
        logic almostempty;
        logic [FIFO_WIDTH-1:0] data_out;
        int RD_EN_ON_DIST;
        int WR_EN_ON_DIST;
        function new(int rd_on = 30, int wr_on = 70);
          this.RD_EN_ON_DIST = rd_on;
          this.WR_EN_ON_DIST = wr_on;
        endfunction
        constraint rst_less_often {
          rst_n dist {1 :/ 95, 0 :/ 5};
        }
        constraint wr_dist {
          wr_en dist {1 :/ WR_EN_ON_DIST, 0 :/ (100-WR_EN_ON_DIST)};
        constraint rd_dist {
          rd_en dist {1 :/ RD_EN_ON_DIST, 0 :/ (100-RD_EN_ON_DIST)};
    endclass
43 endpackage
```

```
package fifo_pkg_COV;
   import fifo_pkg_trans::*;
   class FIFO_coverage;
   FIFO_transaction F_cvg_txn;
       covergroup cg;
         cp_wr_en : coverpoint F_cvg_txn.wr_en;
         cp_rd_en : coverpoint F_cvg_txn.rd_en;
         cp_wr_ack: coverpoint F_cvg_txn.wr_ack;
cp_overflow: coverpoint F_cvg_txn.overflow;
         cp_underflow: coverpoint F_cvg_txn.underflow;
         cp_full: coverpoint F_cvg_txn.full;
         cp_empty: coverpoint F_cvg_txn.empty;
         cp_almostfull: coverpoint F_cvg_txn.almostfull;
         cp_almostempty: coverpoint F_cvg_txn.almostempty;
         cross_wre_rd_wrack: cross cp_wr_en, cp_rd_en, cp_wr_ack {
              illegal_bins wr_ack_without_wr_en = binsof(cp_wr_en) intersect {0} &&
                                                    binsof(cp_wr_ack) intersect {1};
         cross_wre_rd_oflow: cross cp_wr_en, cp_rd_en, cp_overflow {
              illegal_bins overflow_without_wr_en = binsof(cp_wr_en) intersect {0} &&
                                                     binsof(cp_overflow) intersect {1};
         cross_wre_rd_uflow: cross cp_wr_en, cp_rd_en, cp_underflow {
              illegal_bins underflow_without_rd_en = binsof(cp_rd_en) intersect {0} &&
                                                      binsof(cp_underflow) intersect {1};
          cross_wre_rd_full: cross cp_wr_en, cp_rd_en, cp_full {
              illegal_bins full_with_only_read = binsof(cp_rd_en) intersect {1} &&
                                                  binsof(cp_full) intersect {1};
          cross_wre_rd_empty: cross cp_wr_en, cp_rd_en, cp_empty;
         cross_wre_rd_afull: cross cp_wr_en, cp_rd_en, cp_almostfull;
         cross_wre_rd_aempty: cross cp_wr_en, cp_rd_en, cp_almostempty;
       endgroup : cg
       function new();
         cg = new();
       endfunction
      function void sample_data(FIFO_transaction F_txn);
         this.F_cvg_txn = F_txn;
         cg.sample();
       endfunction
   endclass
```

Scoreboard package:

```
package fifo_pkg_score;
3 import shared_pkg::*;
  FIFO_transaction FIFO_transaction_object = new();
  class FIFO_scoreboard;
       bit [FIFO_transaction_object.FIFO_WIDTH-1:0] fifo_q[$];
       logic [FIFO_transaction_object.FIFO_WIDTH-1:0] data_out_ref;
       logic full_ref, empty_ref, almostfull_ref, almostempty_ref;
       logic wr_ack_ref, overflow_ref, underflow_ref;
       int count_ref;
   function void reference_model(FIFO_transaction tr);
    if (!tr.rst_n) begin
      fifo_q.delete();
      data_out_ref = '0;
full_ref = 0;
empty_ref = 1;
almostfull_ref = 0;
     almostempty_ref = 0;
     count_ref
                     = 0;
    if (tr.wr_en && (!full_ref)) begin
     fifo_q.push_back(tr.data_in);
    if ( tr.rd_en && (!empty_ref)) begin
      data_out_ref = fifo_q.pop_front();
          count_ref
                          = fifo_q.size();
                        = (count_ref == tr.FIFO_DEPTH);
          full ref
          empty_ref
                         = (count_ref == 0);
  endfunction
      function void check_data(input FIFO_transaction ob1);
          reference_model(ob1);
        if ((ob1.data_out !== data_out_ref)&&(ob1.wr_en)&&(ob1.rst_n)) begin
         $display("Error!!, At time %t, data_out %d doesn't equal data_out_ref %d !!", $time, ob1.data_out, data_out_ref);
          error_count++;
        else begin
         $display("Success, At time %t, data_out= %d equals data_out_ref= %d", $time, ob1.data_out, data_out_ref);
          correct_count++;
          function new();
      data_out_ref = '0;
       full_ref
                  = 1;
      empty_ref
     almostfull_ref = 0;
      almostempty_ref = 0;
      count_ref
```

```
import fifo_pkg_trans::*;
      import fifo_pkg_COV::*;
     import fifo_pkg_score::*;
     import shared_pkg::*;
6 module fifo_monitor(fifo_if.MONITOR f_if);
     FIFO_transaction mon_txn;
     FIFO_coverage mon_cvg;
     FIFO_scoreboard mon_sb;
      initial begin
       mon_txn = new();
       mon_cvg = new();
       mon_sb = new();
       forever begin
       @(sample_event);
        mon_txn.data_in = f_if.data_in;
        mon_txn.wr_en = f_if.wr_en;
mon_txn.rd_en = f_if.rd_en;
         mon_txn.rst_n = f_if.rst_n;
          @(negedge f_if.clk);
         mon_txn.data_out = f_if.data_out;
         mon_txn.wr_ack = f_if.wr_ack;
         mon_txn.overflow = f_if.overflow;
         mon_txn.underflow = f_if.underflow;
         mon_txn.full = f_if.full;
mon_txn.empty = f_if.empty;
         mon_txn.almostfull = f_if.almostfull;
         mon_txn.almostempty= f_if.almostempty;
         fork
             mon_cvg.sample_data(mon_txn);
             mon_sb.check_data(mon_txn);
          if (test_finished) begin
            $display("[%0t] MONITOR: Test finished. correct=
    errors=$finish;
    ", $timed correct_count, error_count);
```


```
module fifo_tb(fifo_if.TEST f_if);
      import fifo_pkg_trans::*;
      import shared_pkg::*;
      import fifo_pkg_COV::*;
      import fifo_pkg_score::*;
      FIFO_transaction drv_txn;
      int unsigned NUM_CYCLES = 10000;
11
12
      initial begin
13
        drv_txn = new();
15
        f_if.rst_n=0; f_if.rd_en=0; f_if.wr_en=0; f_if.data_in=0;
17
        @(negedge f_if.clk);
        -> sample event;
        f_if.rst_n=1;
21
        repeat(NUM_CYCLES) begin
            assert(drv txn.randomize());
22
            f_if.rst_n=drv_txn.rst_n;
23
            f if.rd_en=drv_txn.rd_en;
            f_if.wr_en=drv_txn.wr_en;
25
            f_if.data_in=drv_txn.data_in;
            @(negedge f_if.clk);
            -> sample_event;
29
        end
        test_finished =1;
32
      end
34
    endmodule
```

Second: Snippets from Simulation results:


Transcript:

```
Transcript
  Success,
                                      19980, data_out= 22658 equals data_out_ref= 22658
            At time
  Success, At time
                                      19982, data_out= 52733 equals data_out_ref= 52733
  Success, At time
                                      19984, data_out= 52733 equals data_out_ref= 52733
  Success, At time
                                      19986, data_out= 15563 equals data_out_ref= 15563
                                      19988, data_out= 15563 equals data_out_ref= 15563 19990, data_out= 15563 equals data_out_ref= 15563
  Success, At time
  Success, At time
                                      19992, data_out= 15563 equals data_out_ref= 15563
  Success, At time
  Success, At time
                                      19994, data_out= 15563 equals data_out_ref= 15563
                                      19996, data_out= 25004 equals data_out_ref= 25004 19998, data_out= 25004 equals data_out_ref= 25004
  Success, At time
  Success, At time
                                      20000, data_out= 25004 equals data_out_ref= 25004
  Success, At time
                                      20002, data_out= 25004 equals data_out_ref= 25004
  Success, At time
                                      20004, data_out= 25004 equals data_out_ref= 25004
  Success, At time
  [20004] MONITOR: Test finished. correct=10001 errors=0
  ** Note: $finish : FIFO MONITOR.sv(49)
      Time: 20004 ns
                       Iteration: 1 Instance: /fifo_top/f_mon
```


Waveforms:



Assertions coverage:



Function coverage:



```
=== Instance: /fifo pkg COV
=== Design Unit: work.fifo pkg COV
=== Covergroup Coverage:

Covergroups 1 na na 100.00%

Coverpoints/Crosses 16 na na na Covergroup Bins 66 66 0 100.00%
```

Code coverage:


-Statements:

```
Code Coverage Analysis
                                                                                                                        Statement 🗸 🗶 E
 Statements - by instance (/fifo_top/f_dut)
              20 always @(posedge f_if.clk or negedge f_if.rst_n) begin
              22 wr_ptr <= 0;
24 f_if.wr_ack <= 0;
              25 f if.overflow <= 0;
              28 mem[wr_ptr] <= f_if.data_in;
29 wr_ptr <= wr_ptr + 1;
30 f_if.wr_ack <= 1;
             29 wr_ptr
             31 f_if.overflow <= 0;
              34 f if.wr ack <= 0;
              36 f_if.overflow <= 1; // reject write when full
             38 f_if.overflow <= 0;
              45 always @(posedge f_if.clk or negedge f_if.rst_n) begin
              47 rd_ptr
              47 rd_ptr <= 0;
49 f_if.data_out <= 0;
              50 f_if.underflow <= 0;</pre>
              53 f_if.data_out <= mem[rd_ptr];
54 rd_ptr <= rd_ptr + 1;
              55 f_if.underflow <= 0;
              59 f_if.underflow <= 1; // reject read when empty
              61 f_if.underflow <= 0;</pre>
              68 always @(posedge f_if.clk or negedge f_if.rst_n) begin
             70 count <= 0;
74 2'bl0: if (!f_if.full) count <= count + 1; // write only
              75 2'b01: if (!f_if.empty) count <= count - 1; // read only
              80 if (f_if.empty) count <= count + 1; // write takes effect
81 else if (f_if.full) count <= count - 1; // read takes effect
              80 if (f_if.empty)
 S Analysis × → Cover Directives × ■ Wave × → Assertions × ☐ Covergroups × ☐ FIFO_MONITOR.sv ×
            84 default: count <= count; // no operation
            92 assign f_if.full = (count == FIFO_DEPTH);
93 assign f_if.empty = (count == 0);
            93 assign f_if.empty
            94 assign f_if.almostfull = (count == FIFO_DEPTH-1); // Bug detected: f_if.FIFO_DEPTH-2 --> f_if.FIFO_DEPTH-1
            96 assign f_if.almostempty = (count == 1);
            98 always_comb begin
S Analysis X A Cover Directives X ■ Wave X Assertions X ■ Covergroups X ■ FIFO_MONITOR.sv X
                                                                                                                                           ∢ >
  Statement Coverage:
         Enabled Coverage
                                                            Bins
                                                                             Hits Misses Coverage
         Statements
                                                               32
                                                                                32
                                                                                                          100.00%
```

-Branches:

```
Code Coverage Analysis =
Branches - by instance (/fifo_top/f_dut)
FIFO.sv
           21 if (!f_if.rst_n) begin
           27 else if (f_if.wr_en && !f_if.full) begin
           33 else begin
           35 if (f_if.wr_en && f_if.full)
           37 else
           46 if (!f_if.rst_n) begin
           52 else if (f_if.rd_en && !f_if.empty) begin
           57 else begin
          58 if (f_if.rd_en && f_if.empty)
          60 else
           69 if (!f_if.rst_n) begin
           72 else begin
           74 2'bl0: if (!f_if.full) count <= count + 1; // write only
           75 2'b01: if (!f_if.empty) count <= count - 1; // read only
           76 2'bll: begin
           80 if (f_if.empty)
                              count <= count + 1; // write takes effect</pre>
           81 else if (f_if.full) count <= count - 1; // read takes effect</pre>
           84 default: count <= count; // no operation
           99 if(!f_if.rst_n) begin
                F1FU.SV(102)
Branch Coverage:
    Enabled Coverage
                                             Hits Misses Coverage
                                   Bins
                                              ____
    Branches
                                      25
                                               25
                                                        0 100.00%
```

-Toggles:



```
      Toggle Coverage:
      Enabled Coverage
      Bins Hits Misses Coverage

      Toggles
      20
      20
      0
      100.00%
```

Third: Snippet from The Verification plan:

Label ▼	Design Requirement Descriptic	Stimulus Generation 🔻	Functional Coverag	Functionality Check
RESET_1	When reset is asserted (rst_n=0), all internal registers (wr_ptr, rd_ptr, count) should be cleared to 0	Apply rst_n=0 at start of simulation, then randomize with 5% probability during test using constraint rst_less_often	Cover reset assertion with all possible FIFO states (empty, full, partial)	Assert that wr_ptr=0, rd_ptr=0, count=0, empty=1, full=0 immediately after reset
RESET_2	When reset is asserted, all output signals (wr_ack, overflow, underflow, data_out) should be cleared	Apply rst_n=0 with various combinations of wr_en and rd_en active	Cover reset with active write/read attempts	Assert that wr_ack=0, overflow=0, underflow=0, data_out=0 during reset
WRITE_1	When wr_en=1 and FIFO is not full, data should be written to memory at wr_ptr location	Randomize data_in with wr_en=1 using 70% distribution, ensure FIFO not full	Cover write operations at different fill levels: empty, partial, almost full	Check that wr_ack=1 on next cycle and data is stored correctly in reference model
WRITE_2	When wr_en=1 and FIFO is not full, wr_ptr should increment (with wrap- around at FIFO_DEPTH-1)	Generate consecutive writes until FIFO is full	Cover wr_ptr increment from 0 to FIFO_DEPTH- 1, cover wrap-around case	Assert property wrap1: wr_ptr wraps to 0 after reaching FIFO_DEPTH-1
WRITE_3	When wr_en=1 and FIFO is not full, count should increment by 1	Generate single writes with no reads	Cover count transitions from 0 to FIFO_DEPTH	Verify count increments correctly in scoreboard reference model
WRITE_4	When wr_en=1 and FIFO is full, overflow flag should be set and write rejected	Generate write attempts when count=FIFO_DEPTH	Cover overflow condition: cross cp_wr_en, cp_full, cp_overflow	Assert property ovr: overflow=1 when wr_en=1 and full=1
READ_1	When rd_en=1 and FIFO is not empty, data should be read from memory at rd_ptr location	Randomize rd_en=1 using 30% distribution, ensure FIFO not empty	Cover read operations at different fill levels: full, partial, almost empty	Check that data_out matches expected value from reference queue
READ_2	When rd_en=1 and FIFO is not empty, rd_ptr should increment (with wrap-around at FIFO_DEPTH-1)	Generate consecutive reads until FIFO is empty	Cover rd_ptr increment from 0 to FIFO_DEPTH 1, cover wrap-around case	Assert property wrap2: rd_ptr wraps to 0 after reaching FIFO_DEPTH-1
READ_3	When rd_en=1 and FIFO is not empty, count should decrement by 1	Generate single reads with no writes	Cover count transitions from FIFO_DEPTH down to 0	Verify count decrements correctly in scoreboard reference model
READ_4	When rd_en=1 and FIFO is empty, underflow flag should be set and read rejected	Generate read attempts when count=0	Cover underflow condition: cross cp_rd_en, cp_empty, cp_underflow	Assert property udr: underflow=1 when rd_en=1 and empty=1
SIMUL_W R_RD_1	When wr_en=1 and rd_en=1 simultaneously and FIFO is neither empty nor full, count should remain unchanged	Generate simultaneous wr_en=1 and rd_en=1 when 0 <count<fifo depth<="" td=""><td>Cross coverage: cp_wr_en=1, cp_rd_en=1 with various count values</td><td>Verify count remains stable and both operations succeed</td></count<fifo>	Cross coverage: cp_wr_en=1, cp_rd_en=1 with various count values	Verify count remains stable and both operations succeed
SIMUL_W R_RD_2	When wr_en=1 and rd_en=1 simultaneously and FIFO is empty, only write should occur and count should increment	Generate simultaneous wr_en=1 and rd_en=1 when count=0	Cross coverage: cp_wr_en=1, cp_rd_en=1, cp_empty=1	Verify count increments by 1, underflow=0, write succeeds
SIMUL_W R_RD_3	When wr_en=1 and rd_en=1 simultaneously and FIFO is full, only read should occur and count should decrement	Generate simultaneous wr_en=1 and rd_en=1 when count=FIFO DEPTH	Cross coverage: cp_wr_en=1, cp_rd_en=1, cp_full=1	Verify count decrements by 1, overflow=0, read succeeds
STATUS_F ULL	Full flag should be asserted when count equals FIFO_DEPTH	Fill FIFO completely by writing FIFO_DEPTH times without reads	Cover full flag assertion: cp_full=1	Assert property ful: full=1 when count=FIFO_DEPTH
STATUS_E MPTY	Empty flag should be asserted when count equals 0	Empty FIFO completely by reading all entries	Cover empty flag assertion: cp empty=1	Assert property emp: empty=1 when count=0

STATUS_A FULL	Almost full flag should be asserted when count equals FIFO_DEPTH-1	Write FIFO_DEPTH-1 entries	Cover almost full: cross_wre_rd_afull with count=FIFO DEPTH-1	Assert property Aful: almostfull=1 when count=FIFO DEPTH-1
STATUS_A EMPTY	Almost empty flag should be asserted when count equals 1	Read until only 1 entry remains	Cover almost empty: cross_wre_rd_aempty with count=1	Assert property Aemp: almostempty=1 when count=1
WR_ACK	Write acknowledge should be asserted only when wr_en=1 and FIFO is not full	Generate various wr_en patterns with different FIFO states	Cover wr_ack with illegal bins: wr_ack=1 when wr en=0	Assert property ack: wr_ack=1 follows successful write
DATA_INT EGRITY	Data written to FIFO should match data read out in FIFO order	Write sequence of unique random data, then read back	Cover full range of data_in values (16-bit)	Scoreboard compares data_out with expected values from reference queue
PTR_BOU NDS	Write and read pointers should always remain within valid range [0, FIFO_DEPTH-1]	Generate extensive random sequences over 10000 cycles	Cover boundary cases: wr_ptr and rd_ptr at min/max values	Assert property FIFO_internal_bounds: wr_ptr <fifo_depth and="" rd_ptr<fifo_depth<="" td=""></fifo_depth>
COUNT_B OUNDS	Count should always remain within valid range [0, FIFO_DEPTH]	Generate random write/read patterns	Cover all count values from 0 to FIFO_DEPTH	Assert property wrap3: 0<=count<=FIFO_DEPTH at all times
STRESS_T EST	FIFO should handle continuous random operations without errors	Run 10000 random cycles with 70% write / 30% read distribution	_	Monitor reports correct_count vs error_count, expect 0 errors

الحمد لله