answer.md 2024-11-04

Assignment II – Cache Design

How to get the results

- 1. Write the Cache files (CacheSim.c, CacheSimSetAsso.)
- 2. Compile

```
gcc -o CacheSim CacheSim.c -lm
```

3. Run

```
# Cache size of 4 KB.
# Block size of 4 bytes.
./CacheSim gcc_ld_trace.txt 4 4
```

4. Repeat the steps 2, 3 for all cases

a) Block Size Tradeoff on direct mapped cache


Result

answer.md 2024-11-04

Direct mapped

Block Size (Bytes)	Cache Size (KB)				
	4	8	16	32	
4	0.8348	0.8876	0.925	0.9475	
8	0.8261	0.8831	0.9233	0.9479	
16	0.8387	0.8921	0.9301	0.9534	
32	0.8438	0.8967	0.9337	0.9559	

Direct mapped



Explanation

- Hit rate increases with both cache size and block size, but the rate of improvement slows down as size
 grows.
- Block size doesn't always lead to better hit rates at the same cache size. For example, a block size of 4 gives a higher hit rate than 8 at certain cache sizes.
- At some point, like at 32KB, hit rates for different block sizes become almost the same, showing diminishing returns from increasing cache or block size further.
- The biggest improvement in hit rate happens when increasing cache size from small to medium (e.g., 4KB to 8KB), while larger cache sizes (like 16KB to 32KB) show smaller gains.
- Larger caches take more time to access, so we need to balance the benefits of bigger cache and block sizes. Overly large sizes can also lead to write penalties.

Conclusion

Bigger cache and block sizes are better but only to a certain extent. It's important not to go too big to avoid inefficiency.

b) N-way associative cache with replacement algorithms: Least recently used (LRU), and Round Robin (RR).


answer.md 2024-11-04

Result

Associativity

Cache Size (KB)	Two-way		Four-way	
	LRU	RR	LRU	RR
1	0.7459	0.7294	0.7638	0.7376
4	0.8798	0.8701	0.8932	0.8796
8	0.9172	0.9108	0.9261	0.9172
32	0.9698	0.9674	0.9752	0.9717
512	0.9873	0.9873	0.9874	0.9874
1024	0.9874	0.9873	0.9874	0.9874

Associativity



Explanation

- Hit rate increases with cache size, but the improvement slows down as the size grows. At some point, further increasing cache size or changing the replacement policy has little effect on hit rate, as seen at 1024KB.
- 4-way associative has a slightly better hit rate than 2-way with the same replacement policy.
- LRU performs better than RR, especially for small caches. However, as cache size increases, the difference between LRU and RR becomes less significant.
- For smaller caches, LRU is preferable for better performance, though it is more complex. For larger caches, RR is a simpler option with comparable performance to LRU.

Conclusion

Use RR for small caches, LRU for larger caches, and 4-way associative for better hit rates overall.