
CSCE 3301 – Computer Architecture Project 1: SINGLE CYCLE CPU Nour Kasaby - 900211955 Nadine Safwat - 900212508

1. Project Objectives

The main aim of this milestone is to create a fully functional RV32I single cycle processor which supports the 40 instructions including FENCE, ECALL and EBREAK where FENCE and ECALL act as nops and EBREAK acts as a halting instruction.

2. Design of the project



3. Implementation

- <u>PC</u>: Implemented as a register that increments by 4 if the PCen signal is on, it will also check the BranchAnd signal and the Jump signal to either add the immediate of the ALU_out to the PC instead of adding 4 (To branch or jump).
- <u>Instruction Memory:</u> A very simple register file of size 256 (for testing purposes) with each row of size 32 bits. Seeing as we created a single cycle processor we made this memory for instructions only. It will receive the address of the instruction from the PC and will read it.
- RegisterFile: We pass in the read and write sources which we can extract from the Instruction we get from the InstMem module. We will reset all registers to 0 if the rst signal is on, otherwise, using the given inputs we will always read the two sources but only write to the RD if the WriteReg signal is on.
- <u>ALU:</u> The ALU takes in the chosen ALU_A as A and ALU_B as B and ALUSel as S. The ALU will carry out arithmetic or logical operations on the two inputs A and B according to

the ALUSel provided. It will also assign all the flags which will be used in the Branch Control Unit (All flags are generated by subtracting B from A).

- <u>DataMemory:</u> Same implementation as the Instruction memory, except it receives the
 ALU_out as the address to be read or written from. Because this is a single ported memory, it
 will read the data in the given address if the readMem signal is on or it will write data to the
 given address if the WriteMem signal is on. We also pass in the funct3 to know the number of
 bytes that must be read or written (In case of store or load instructions).
- Control Units: (Not displayed in datapath for simplicity)
 - <u>Control Unit:</u> The control unit assigns the control signals of each instruction based on the last bits of the opcode.
 - ALU Control Unit: The ALU control unit will receive func3 of every instruction and the ALUOp and accordingly it will assign the ALUSel which would decide which ALU operation to be carried out in the ALU.
 - Branch Control Unit: The branch control unit will take in func3 and flags of the branch instructions and will assign the BranchAnd according to the specified flag comparisons for each branch type.

4. Difficulties Encountered and Solutions

Seeing as we worked on the project at home and had no access to vivado, our biggest obstacle was attempting to write our modules without an efficient syntax checker. However, after writing all our modules we were able to go to the lab in uni and test all of our code and most syntax and logic errors were discovered easily using the simulation tool in vivado.

When it came to testing, we attempted to write our programs on ears and the dump into a hex file, but somehow the dump always resulted in an empty file, therefore we had to use the decoder recommended to us on the Architecture forum to translate our instructions into machine code that we then pasted directly into our memories

5. Testing Procedure

We split the testing of the 40 instructions on a couple of test programs, each test program testing a few different instructions. We did 4 test programs in total aside from the one provided from the lab, three of which were programs that we wrote simply to test whether the instructions work or not rather than being an actual function which does a certain operation and one test program was a function that writes an array in memory and swaps it.

• Test program (provided from the lab):

```
(INST)

000000000000000000000000010000011 ; //lw x1, 0(x0)

00000000001000000000100000011 ; //lw x2, 4(x0)

000000000100000000000011 000011 ; //lw x3, 8(x0)

000000000000000010000001110 00100 0110011 ; //or x4, x1, x2

0_0000000000011 00100 0000 0100 0110011 ; //add x3, x1, x2

0000000 00010 00001 000 00011 0110011 ; //add x3, x1, x2


0000000 00010 00011 000 00101 0110011 ; //add x5, x3, x2

0000000 00101 00000 010 01100 0100011 ; //ww x5, 12(x0)

000000001100 00000 010 0110 010011 ; //ww x6, 12(x0)

0000000 00010 00011 0111 00111 0110011 ; //and x7, x6, x1

0100000 00010 00010 00001 000 01000110011 ; //sub x8, x1, x2
```




Test program 1:

o Assembly:

```
addi x1, x0, -5 #X1 = -5
slti x2, x1, 3 #x2 = 1
sltiu x3,x1, 3 #x3 = 0
xori x4, x3, 20 #x4 = 20
ori x5, x4, 85 #x5 = 85
andi x6, x1, -25 #x6 = -29
slli x7, x2, 4 #X7 = 16
srli x8, x4, 2 #x8 = 5
srai x9, x6, 2 #x9 = -8
```

o Machine Code:



• Test Program 2:

o Assembly:

```
lbu x1, 0(x0) #x1 = 24
lh x2, 4(x0) #x2 = 2
lb x3, 8(x0) #x3 = -126
lhu x4, 12(x0) #x4 = 3
sll x5, x1, x2 #x5 = 96
slt x6, x3, x1 #x6 = 1
sltu x7, x3, x1 #x7 = 0
xor x8, x6, x5 #x8 = 97
srl x9, x3, x2 #x9 = 1073741792
sra x10,x3, x2 #x10 = -32
```

o Machine Code:

(INST)


Name	Value	930.000 ns	940.000 ns	950.000 ns	960.000 ns	970.000 ns	980.000 ns	990.000 ns
¹⊌ funct7	X							
REGISTER								
✓ W Registers[:0][31:0	0,0,0,0,0,	0,0,	0,0,0,0,0,0,0,0	0,0,0,0,0,0,0,0	,0,0,0,0,-32,1	073741792,97,0	,1,96,3,-126,2	,24,0
> 🐶 [31][31:0]	0				0			
> 🐶 [30][31:0]	0				0			
> 💖 [29][31:0]	0				0			
> 💖 [28][31:0]	0				0			
> 💖 [27][31:0]	0				0			
> 😻 [26][31:0]	0				0			
> 😻 [25][31:0]	0				0			
> 💖 [24][31:0]	0				0			
> 😻 [23][31:0]	0				0			
> 🐺 [22][31:0]	0				0			
> 🐶 [21][31:0]	0				0			

• Test 3:

• Assembly:

```
lui x1, 2 #x1 = 8192
auipc x2, 5 \#x2 = 20484
jal x3, 8 # x3 = 12; PC => 16
ebreak #Halt PC
bne x1, x2, 8 \#PC => 24
ecall
addi x4, x0, -56 \#x4 = -56
blt x1, x2, 8 \#PC => 36
ecall
sb x2, 0(x0) \#mem[0] = 4
bge x2, x1, 8 \#PC \Rightarrow 48
ecall
bltu x1, x4, 8 \#PC => 56
ecall
bgeu x4, x2, 8 #PC => 64
ecall
sh x4, 1(x0)
             \#mem[2:1] = -56
ecall
                #nop
fence
               #nop
fence.i
               #nop
jalr x0, x3, 0 \#PC => 12
```

Machine Code:



• Test 4

```
000000000000000000000000001100110011; //addi t0, zero, 1 # x = 1
00000000000000000000001100010011; //addi t1, zero, 0 # i = 0
0000000001100000000001110010011; //addi t2, zero, 6 # y = 6
00000000011100101001001100111; //beq t0, t2, endStore # i == y?
000000000101001100100000011; //sw t0, 0(t1) # mem[i] = x
0000000001000011000000110010011; //addi t1, t1, 4 # i+=4
0000000000010101010000011100011; //addi t0, t0, 1 # x++
111111100000000000000011100011; //beq zero, zero, store # loop back
0000000000000000000000011000101; //addi t0, zero, 0 # i = 0
0000000000000000000000011000101; //addi t1, zero, 0 # *i
```

```
00000001000000000000001110010011; //addi t2, zero, 16 # *(4-i)
00000000011000000011100001011; //addi t3, zero, 3 # x = 3
00000011110000101000001100111; //beq t0, t3, endSwap # i == x?
000000000000000110010111010000011; //lw t4, 0(t1) # temp1 = mem[i]
000000000000000111010111100000011; //lw t5, 0(t2) # temp2 = mem[4-i]
000000011101011101000000010011; //sw t4, 0(t2) # mem[4-i] = temp1
000000011110001100100000010011; //sw t5, 0(t1) # mem[i] = temp2
0000000000010101001001001011; //addi t0, t0, 1 # i++
000000000100011000000110010011; //addi t1, t1, 4 # *(i+1)
1111111111000000000000000000111001011; //addi t2, t2, -4 # *(4-i-1)
11111111000000000000000000011100011; //beq zero, zero, swap # loop back
```

