

18255 PPI Project

Submitted by:

Nada Ihab Ahmed Mohamed Abdelgawad

Section: 3


2081/2019

Cairo, Egypt

Introduction:

The Intel 8255 (or i8255) Programmable peripheral interface (PPI) chip was developed and manufactured by Intel in the first half of the 1970s for the 8080 microprocessor. The 8255 provides 24 parallel input/output lines with a variety of programmable operating modes.

The 8255 gives a CPU or digital system access to programmable parallel I/O The 8255 has 24 input/output pins. These are divided into three 8-bit ports (A, B, C). Port A and port B can be used as 8-bit input/output ports. Port C can be used as an 8-bit input/output port or as two 4-bit input/output ports or to produce handshake signals for ports A and B.



The three ports are further grouped as follows:

- 1. Group A consisting of port A and upper part of port C.
- 2. Group B consisting of port B and lower part of port C.

There are two basic operational modes of 8255:

- Bit Set / Reset mode (BSR mode).
- Input / Output mode (I/O mode).

Verilog Code structure:

My Verilog code is divided to 6 modules divided as follows:

Module for port A, port B, port C, group A, group B, and the main module (PPI_8255).

Simulation results:


Here are some test cases from the test bench and wave (WRITE):

 The following figure shows some test cases for writing data to port A then port B then port C.

```
initial
$monitor($time,,"%h $b $b, $c, reset, cs, rd, wr, a0_al, data, pa, pb, pcl, pcu);
reset = 1;
cs = 0;
#10
reset = 0;
cs = 0;
rd = 1;
wr = 0;
a0_a1 = 2'b00;
out valid data = 1;
out_valid_pa = 0;
out_data = 8'h45;
#10
a0_a1 = 2'b01;
out_data = 8'h90;
out_valid_pb = 0;
#10
a0_a1 = 2'b10;
out_valid_pcu = 0;
out_valid_pcl = 0;
end
```

The following figure shows simulation results from the transcript window:

• The following figure shows simulation result from the wave:




Here are some test cases from the test bench and wave (READ):

• The following figure shows some test cases for reading from port A then port B then port C.

```
initial
begin
$monitor($time,,"$b %b %b %b %b %b %b %b %b %b %b",reset, cs, rd, wr, a0_a1, data, pa, pb, pcu, pcl);
reset = 1;
cs = 0;
#10
reset = 0;
rd = 0;
wr = 1;
a0_a1 = 2'b00; //read from port A
out_valid_data = 0;
out_valid_pa = 1;
out_pa = 8'h45;
```

• The following figure shows simulation results from the transcript window:

• The following figure shows simulation result from the wave:



Here are some test cases from the test bench and wave (BSR MODE):

The following figure shows some test cases for setting and clearing some bits in portc

```
initial
begin
$monitor($time,,"%b %b %b %b %b %b %b %b %b %b, %b, reset, cs, rd, wr, a0_al, data, pa, pb, pcu, pcl);
#5
reset = 1;
cs = 0;
#10
reset = 0;
cs = 0;
rd = 1;
wr = 0;
a0_a1 = 2'b11;
out_valid_data = 1;
out_data = 8'h01; // set bit number zero in portc (BSR mode)
out valid pcu = 0;
out_valid_pcl = 0;
out_data = 8'h0f; // set bit number seven in portc
out_data = 8'h02; // clear bit number one in porto
end
```

The following figure shows simulation results from the transcript window:

• The following figure shows simulation result from the wave:

