Paper / Subject Code: 50924 / Digital Logic & Computer Architecture

S.E Sem [Comp - R-2019 - C- Scheine Nov - 23

Time: 3 Hours Max. Marks: 80 30/11/22 **Instructions:** 1) Question Number 1 is compulsory. 2) Solve any three questions out of remaining five questions. 3) Each Question carry 20 marks. 4) Illustrate your answers with neat sketches wherever necessary. 5) Figures to the right indicate full marks. 6) Assume suitable additional data, if necessary and clearly state it. 7) All sub-questions of the same question should be grouped together. Q.1 (a) Simplify the Boolean expression: A AND (B OR (C AND D)) using 03 Boolean algebra rules. ii.) Create a truth table for the following circuit: A AND (B OR C). 02 Convert the IEEE-754 single-precision representation (b) 05 0 10000010 010111000000000000000000 to its decimal equivalent. Discuss the significance of Decoders in address decoding. Provide the truth (c) 05 table for a 3-to-8 Decoder. Draw and explain Microinstruction sequencing organization. (d) 05 Q.2 (a) A block-set associative cache memory consists of 128 blocks divided into 10 four block sets. The main memory consists of 16,384 blocks and each block contains 256 eight-bit words. How many bits are required for addressing the main memory? ii.) How many bits are needed to represent the TAG, SET and WORD What is bus arbitration? Explain any two techniques of bus arbitration? (b) 10 Draw and explain the operation of a Master-Slave J-K Flip-Flop with 10 PRESET and CLEAR. How does it differ from a regular J-K flip-flop? Explain the concept of a microprogrammed control unit and compare it with (b) 10 a hardwired control unit. Describe the advantages and disadvantages of using a microprogrammed control unit. (a) Explain how the NAND gate can be used as a universal logic gate. Provide 10 examples of how it can be used to implement other logic gates. How Booth's multiplication algorithm can be used to multiply (-10)10 and 10 (-7)₁₀ binary numbers. Show the intermediate steps involved in the multiplication process and explain how the final result is obtained.

Paper / Subject Code: 50924 / Digital Logic & Computer Architecture

Q.5	(a)	Perform the following binary arithmetic operations and show the	10
Ų.S	()	intermediate steps and the final record	٠٠,
		(0101) + (1001). ii.) Subtract the following binary numbers using 2's complement	
		iii.) Multiply the following officery (1010).	
		iv.) Divide the following binary name as a complement	
		v.) Perform addition in hexadecimal for the numbers: (2A) + (1B). What is Pipeline Hazard? Give the types of pipeline hazards. Write a	
	(b)	What is Pipeline Hazard: Give and branch prediction. difference between delayed branch and branch prediction.	1(
Q.6	(a)	Draw instruction cycle state diagram with interrupt. Draw instruction cycle state diagram with interrupt.	05
	(b)	What is State Table Method used for design Hardwired Control unit?	05
	(c)	Compare with suitable parameters SRAM with DRAM. Draw the neat block diagram for Flynn's classification.	0: