Paper / Subject Code: 51123 / Digital Electronics

SE SemIII (R-2019) 25/11/2022

Nov- Dec 2022

NB:

(1) Question No. 1 is Compulsory.

Time: 3 Hrs Marks: 80

(2) Attempt any three questions out of remaining five.

(3) Each question carries 20 marks and sub-question carry equal marks.

Q.1 Answer any four

a) Convert the decimal number (175.23)10 to their octal, hexadecimal, BCD and gray code equivalent. b) Define Propagation delay, noise margin, power dissipation, fan in & fan out,5M

5M

d) A 7-bit hamming code is received as 1011011. Assume even parity and state weather received code 5M e) Differentiate between mealy and Moore machine

5M

5M

f) Explain the structural VHDL description of 2 to 4 decoder in detail. Q.2 a) Draw the circuit diagram of TTL NAND gate with totem pole output and explain its working 10M

10M

Q.2 b)Design and implement the following expression using a single 8:1 multiplexer

10M

Q.3 a) Design and implement D FF using T FF and JK FF using D FF Q.3 b) Design MOD 6 counter by using MOD 8 counter.10M

10M

Q.4 a) Reduce the following state table using partitioning method of state reduction.

10M

	DC partitioning method o				
	PS	Next State		Output	ĺ
	180	X=(0 1	
	28° -	X=1	(3.	.0	18
5	A	сВ	C	1,00	
£\$	B	D	ੁ F	A1/	
~	C	F	Е	Ç0	
	D.	B	G ≤	P 1	
	E	F	CZ	0	
- 4	0 F	.∻E″	D.	050	

Q.4 b) Implement CMOS as a NAND & NOR gate.10M

Q.5 a) Implement following function using PLA.

10M

 $F1=\sum m = (0,3,4,7)$ and $F2=\sum m = (1,2,5,7)$

Q.5 b)Implement and explain synchronous MSI counter using IC 74163. 10M

10M

Q.6 a) Implement and explain 4 bit BCD adder using IC 7483 Q.6 b) Write a VHDL program and explain the design procedure 8 bit comparator.

10M