-		
I	Paper / Subject Code: 50924 / Digital Logic & Computer Architecture  (DSE) R - 2019 - Code: 50924 / Feb	
mII	(DSE) Code: 50924 / Divital Logic & Computer Architecture	
141	(DSE) R-2019, C Scheme "AIDS" Feb (Time: 3 Hours)	202
2013	(Time: 3 Hours)  Total Marks: 80	
N.B.	1. Ouestion N. Total Marks: 80	
1	1. Question No. 1 is compulsory  3. Assure any three questions	
	ASSIIMa and Mucstiana c	
	2. Attempt any three questions from remaining five questions  4. Figures to the right and interest and justify the assumptions	
	right indicate for many the distinspose	
Q1	A Define the to-	
24	differentiate between them with an example.  C Define Inc.  C Define Inc.	05
Q1	Explain IEEE 754 Floori	
	instruction as point representations.	05
	C Define Instruction cycle. Explain it with a detailed state diagram.  A Draw a neat flow obeyene.	05
		05
Q2	A Draw a neat flow chart of Booths algorithm for signed multiplication and Perform  Explain the difference of Booths algorithm	à o
	7 x -3 using booths algorithm for signed multiplication and Perform  Explain the different of the signed multiplication and Perform	10
	different addressing modes	10
Q3		10
	B Represent 3.5 in IEEE 75.4 ci	10.
	B Represent 3.5 in IEEE 754 Single precision Format  C Explain SR Flip Flop	05
2.1	•	05
Q4	A Consider a 4-way set associative mapped cache with block size 4 KB. The size of	10
	the main memory is 16 GB and there are 10 bits in the tag. Find-	10
	1. Size of cache memory  The dimensions 10 GB and there are 10 bits in the tag. Find-	
	2. Tag directory size  B Explain Migra	
	B Explain Micro instruction format and write a microprogram for the instruction ADD $R_1$ , $R_2$	10
0.		
Q5	1 Starting 10 IIISITICITONS (Without Branch and Call instructions) is avacuted	10
	represent and pipeline processors. All instructions are of some length and	
	Assume the	
	four stages as Fetch Instruction, Decode Instruction, Execute Instruction, Write Output)	
	i.) Calculate time required to execute the program on Non-pipeline and Pipeline	
	processor.	
	ii) Show the pipeline processor with a diagram.	
	B Write a short note on cache coherency.	05
	C Describe the characteristics of Memory.	05

Q6 A Explain Flynn's classification.

B Explain different types Distributed and Centralized bus arbitration methods