paper / Subject Code: 32122 / Computer Organization & Architecture (R-2019 C Scheme) "ECS" 25/5/2023 [Time: 3 Hrs.] [ Marks:100 ] please check whether you have got the right question paper. 1. Question No. 1 is compulsory. 2. Attempt any three questions from remaining questions. N.B: 3. All questions carry equal marks. Attempt all the questions: Define MIPS, CPI and MFLOPS. (20)Define Will 6, Why does a superscalar processor use dynamic branch prediction? Justify. Why does a super-why does a super-Befine: Seek time, Rotational Latency and Transfer time w.r.t hard disk drive Deline. RISC and CISC architectures. Why is there a need for communication between two processes? Explain semaphores with an (10) example. Write a control sequence/micro-program for (10)ADD R1, [1000] assuming single data-path organization Explain FIFO page replacement algorithm. Find out Miss ratio, Hit ratio for the following erring using FIFO method. (10)string using FIFO method. (Consider page frame size = 3) 4, 6, 6, 1, 7, 6, 7, 2, 7, 2 Assume a 4-stage pipeline in which 8 instructions are to be executed. Each stage has a time (10)period of 3 clock cycles. Calculate the speedup, efficiency and throughput of the pipeline if processor frequency is 1 GHz For a system having 4 tasks, calculate the average waiting and turnaround time using FIFO and SJF scheduling Arrival Time **Execute Time** Process PO 0 5 1 P1 3 P2 2 8 3 **P3** б b) Consider a fully associative mapped cache of size 16 KB with block size 256 bytes. The size (10) of main memory is 128 KB. Find the number of bits in tag (10)(1.5 a) Describe File organization and access. b) Explain in detail Hardwired control unit. Discuss any one method to implement it. (10)List the difference between deadlock avoidance and prevention? Explain one deadlock (10)prevention method. (10)b) Explain Multi-core processor architecture.

\*\*\*\*\*\*\*