		Paper / Subject Code: 89351 / VLSI Design (R2019, C30)	12623
1	11/	323 Scheme "ECS	2023
Time: 5 Ho			: 80
N.B.: 1) Question No.1 is compulsory. 2) Solve any three questions from the remaining questions. 3) Assume suitable data if necessary.			
1	(a)	Solve any Four of the following Implement two input NAME	
	(b)	Implement two input NAND gate using Pseudo NMOS logic? Compare semi custom design and full custom design?	05 05
	(c) (d) (c)	Implement $Y = (A.B) + (C.D)$ using static CMOS logic? Explain write operation of 1T DRAM cell? State drawbacks of dynamic CMOS logic?	05 05
2	(a)	Explain CMOS inverter characteristics mentioning all regions of	05 10
	(b)	Implement 4:1 mux using NMOS pass transistor logic?	10
3	(a) (b)	Draw 6T SRAM cell and explain it's read and write operation? Implement D flip-flop using Static CMOS. What are other design methods for it?	10 10
4	(a)	Draw stick diagram of 2 input NOR gate and draw it's layout in graph paper with suitable design rules?	10
	(b)	Explain Carry Look Ahead adder and it's advantages	10
5	(a)	Explain 4*4 Array Multiplier and its operation.	10
	(b)	State techniques of scaling methods and demonstrate effect of scaling method in any 5 CMOS parameters.	10
6		Write short notes on following: (Any Four) (a) Power dissipation in CMOS (b) Dynamic: C ² MOS (c) Flash Memory (d) Carry Skip Adder (e) 4*4 Barrel Shifter	20