

Terminal In you folder.
→ ssh → ssh
→ home → source /home/install/cshvc
→ virtuoso &

Step 1: CREATE A LIBRARY.

→ In virtuoso window

↳ tools → library Manager

→ New window will pop up there

↳ file → New → library.

→ In bottom taskbar there will be technology window blinking click that & select

↳ Attach to an existing technology library.

↳ Select:- gpdk180 → Apply → ok.

Step 2: CREATE A CELL VIEW

→ In file ^{library} manager

↳ File → New → cell view

→ Give cell Name & ok

↳ ok

Note:- In library Manager you should first click on your library that you have created then only the New cell view option will come.

STEP 3. ADD AN INSTANCE

→ create → Instance or click ('I') on keyboard.

→ Add Instance window will pop up

① library:- gpdk180

cell Name:- NMOS

view:- symbol

Total width:- 1.74

length:- 180n

→ click hide & click anywhere on Schematic window

→ Similarly create PMOS with give values

↳ click 'I'

↳ cellview: library: gpdl180

↳ cellname: PMOS

↳ view: Symbol

total width: 1.275u

length: 180n

→ Hide & click on the Schematic where you want to put it.

→ Create → Pin or (little pin option on top.)

↳ create pin for input & output type as required

→ After adding all the pins use wire to make respective connections.

→ check & save [If no warning] then continue.

Step 4: Symbol Creation

↳ In Schematic window

↳ create → cellview → From cellview [verify library]

↳ ok

→ Symbol generation options will pop up

↳ put where you want your pins to be placed
[left: vss, right: vdd ...]

↳ ok

Step 5: Test Circuit for Simulation

→ In vivado

↳ file → New → cell view → cell: cmos-tb

→ Introduce your Symbol

↳ click 'I'

↳ Select your library

↳ & previous cell.

→ Add Instance

↳ click 'I'

↳ In 'analoglib' library

↳ Add Wc, ~~V~~ pulse cap, gnd

→ Add A, B pins Input

→ make all the connection using wire

→ check & Save.

Step 6:- FUNCTIONAL SIMULATION WITH SPECTRE:

→ Launch

↳ ADE L

→ In ADE L window

↳ Setup

↳ Stimuli

→ Add pattern & values for A & B

↳ Stimul type ☒

↳ select A

↳ Enable ☒ function:- bit

↳ one value :- 1.8

zero value :- 0

Rise time :- 1n

fall time :- 1n

Pattern :- 11001001

B:- pattern:- 00011011

→ Similarly for B with different pattern.

Step 7: SELECTING THE ANALYSIS

→ In ~~ADL~~ ADEL window

↳ Analysis

↳ choose

→ ~~tran~~ tran

→ skip time loop

→ moderate ☒

Step 8: SELECTING THE SIGNALS TO BE PLOTTED

→ In ADEL window

↳ output

↳ setup

→ New window will pop up

↳ choose input & output wires

↳ OK

→ Saving ADEL State Session: Save State (cellview)

→ In ~~ADL~~ ADEL window

↳ OK

Step 9: RUNNING THE SIMULATION

→ In ADEL window

↳ Simulation

↳ Netlist & Run

→ Graph

↳ Split all lines

Step 10: CALCULATE THE DELAY

→ Select calculator

→ In Signal 1: Select Any one Input (A or B)

→ In Signal 2: Select opp.

→ Threshold value 1 = value 2 = 0.75

→ once: take Edge type 1: rising
2: falling

Second one
: falling
: rising.

→ get two value Add both & ÷ by 2.

Step II: LAYOUT FOR CMOS

→ go to main file where we use transistor.

↳ Launch

↳ layout XL

→ create new → Automatic → role

↳ role

done

→ layout window will pop up


↳ connectivity

↳ generate

↳ All from source (minim dep: 1)

→ fit all component in rectangl.

→ do all metal to metal connection
click P for metal



→ for connect b/w bumping like A & B
we should like poly

↳ create

↳ via

↳ via-definition

↳ M1_POLY1

→ save

→ select box boxes extent middle

↳ parameter → body type → In the graph.

→ for middle " " → detached.

→ there will another one port at middle
→ take that connect it to vss
↳ bottom one

→ save

DRC: Step 12

→ Assura

↳ technology

↳ ...

↳ ..

↳ ..

↳ .. until

→ home

↳ hshull

↳ foundry

↳ unology

↳ 180nm

↳ Right side (assura.hoc)

↳ ok

Assura

↳ RUN DRC

↳ technology: ydplk 180

↳ ok

↳ ok

↳ no errors.

LVS: Step 13

Assura

↳ run LVS

↳ technology: ydplk 180

↳ ok

↳ ok

↳ ok

no errors

→ task bar exhaust window open it.
↳ it should say match.

ERC

Assume

↳ Run outas ERC

↳ extraction

↳ extraction type: RC

reference. Node: VSS or GND

↳ ok

→ successfull.

Vivado

↳ tools

↳ library manager.

↳ CMOS 1 → library.

↳ CMOS → main file

↳ av-extracted

↳ double click

→ open file → hub will be there

↳ choose ~~cmos~~ CMOS.tb.

view: schematic

→ again double click ^{OK} av-extracted.

→ Shift - f for verify.

file

↳ New

cell:- main file

↳ cell view

↳ type → config

↳ ok

view:- schematic

cell:- cmos-hi.

↳ use template

Wamp = speckle

✓ ↳ ok

↳ ok

tree view

↳

☒ go (cmos - ...)

↳ Right click

↳ set Instance value

↳ av-estimated.

→ Save

Launch

↳ ADE-L

↳ set model library

↳ first only tick & ss

↳ Analysis

↳ choose

↳ skip 100n

↳ ⓧ model → ok.

outputs

↳ set

↳ from diya

→ Select 1/p & o/p.

→ netlist & run.