### Packages

```
package P1;
 typedef enum {start, done} mode t;
  int c = 5;
                   package P2;
endpackage: P1
                     int c = 8;
                   endpackage: P2
 module mone (...);
                            x ambiguous
 import P1::*, P2::*;
   logic [7:0] d = c;
   logic [7:0] e = P2::c;	✓ ✓ resolved
     module mtwo(...);
     import P2::c;
     import P1:: mode t;
       logic [7:0] d = c;
```

## **Packages**

#### Find the errors!

```
package P2;
import P1::*;
                                        typedef logic [15:0] mytype2;
module top;
                                       endpackage: P2
  import P1::load;
                                   module inc (input logic clk, rst, ld,
  mytype2 data;
                                               input logic [7:0] data,
  logic [7:0] count, cnt;
                                              output logic [7:0] cnt);
  logic clk, rst, ld, load;
  typedef logic [7:0] mytype1;
                                   endmodule
  inc U1 (clk, ld, rst, data[7:0], cnt);
  inc U2 (.clk, .ld, .rst, .data, .cnt);
  inc U3 (.*);
  inc U4 (.*, .count);
  inc U5 (.*, .data(data[7:0]);
endmodule
```

package P1;

endpackage: P1

typedef enum {one, two} mytype1;

localparam int load = 10;

#### **Packages**

```
Answers!
```


```
localparam int load = 10;
                                             endpackage: P1
                                             package P2;
import P1::*;
                                               typedef logic [15:0] mytype2;
module top;
                                             endpackage: P2
  import P1::load;
  mytype2 data; import P2 to define mytype2
                                       module inc (input logic clk, rst, ld,
                                                     input logic [7:0] data,
  logic [7:0] count, cnt;
                                     load definition already
                                                     output logic [7:0] cnt);
  logic clk, rst, ld, load;←
                                     explicitly imported
  typedef logic [7:0] mytype1;
                                        endmodule
  inc U1 (clk, ld, rst, data[7:0], cnt) + rst, ld order swapped
  inc U2 (.clk, .ld, .rst, .data, ←.cnt);
                                                   data size mismatch
  inc U3 (.*);
                                                   no port "count"
  inc U4 (.*, .count);←
  inc U5 (.*, .data(data[7:0]);
                                                   multiple drivers
                                                   of "cnt" variable
endmodule
```

package P1;


typedef enum {one, two} mytype1;

## Packages - Assignment

Explore package and import



### Parallel Block Enhancement



Parallel Block Enhancement join, join\_any,join\_none

```
5 a=5 block a
10 b=10 block b
20 c=20 block c
20 Outside fork join
```

```
module fork_join;
  int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5;
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join any//join //join none
    join
    $display($time, " Outside fork join");
    end
  endmodule
```

module fork\_join;

int a, b, c;

Parallel Block Enhancement join, join\_any,join\_none

```
initial begin
  fork
    begin
      #5 a = 5;
      $display($time, " a=%0d block a", a);
    end
    begin
      #10 b = 10;
      $display($time, " b=%0d block b", b);
    end
    begin
      #20 c = 20;
      $display($time, " c=%0d block c", c);
    end
  //join any//join //join none
 join_any
  $display($time, " Outside fork join");
  end
endmodule
```

```
5 a=5 block a
5 Outside fork join
10 b=10 block b
20 c=20 block c
```

Parallel Block Enhancement join, join\_any,join\_none

```
o Outside fork join
5 a=5 block a
10 b=10 block b
20 c=20 block c
```

```
module fork join;
  int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5;
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join_any//join //join_none
    join_none
    $display($time, " Outside fork join");
    end
  endmodule
```

- Parallel Block Enhancement join, join\_any,join\_none
- disable fork

```
5 a=5 block a
10 b=10 block b
20 c=20 block c
20 Outside fork join
```

```
module fork_join;
  int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5:
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join_any//join //join_none
    join
    $display($time, " Outside fork join");
    disable fork;
    end
  endmodule
```

#### initial begin

begin

 Parallel Block Enhancement fork join, join\_any,join\_none

disable fork

```
#5 a = 5;
     $display($time, " a=%0d - block a", a);
   end
   begin
    #10 b = 10;
     $display($time, " b=%0d - block b", b);
   end
   begin
    #20 c = 20;
     $display($time, " c=%0d - block c", c);
   end
 join_any//join //join_none
 $display($time, " Outside fork join");
disable fork;
end
```

```
run
5 a=5 - block a
5 Outside fork join
```

- Parallel Block Enhancement join, join\_any,join\_none
- disable fork

```
join_none

$display($time, " Outside fork join");
  disable fork;
```

run O Outside fork join

- Parallel Block Enhancement join, join\_any,join\_none
- wait fork

```
5 a=5 block a
10 b=10 block b
20 c=20 block c
20 Outside fork join
```

```
module fork join;
 int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5;
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join_any//join //join_none
    join
    $display($time, " Outside fork join");
    //disable fork;
    wait fork;
    end
  endmodule
```

- Parallel Block Enhancement join, join\_any,join\_none
- wait fork

```
5 a=5 block a
5 Outside fork join
10 b=10 block b
20 c=20 block c
```

```
module fork_join;
  int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5;
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join_any//join //join_none
    join any
    $display($time, " Outside fork join");
    //disable fork;
    wait fork;
    end
  endmodule
```

- Parallel Block Enhancement join, join\_any,join\_none
- wait fork

```
o Outside fork join
5 a=5 block a
10 b=10 block b
20 c=20 block c
```


```
module fork join;
  int a, b, c;
    initial begin
    fork
      begin
        #5 a = 5;
        $display($time, " a=%0d block a", a);
      end
      begin
        #10 b = 10;
        $display($time, " b=%0d block b", b);
      end
      begin
        #20 c = 20;
        $display($time, " c=%0d block c", c);
      end
    //join_any//join //join_none
    join_none
    $display($time, " Outside fork join");
    //disable fork;
    wait fork;
    end
  endmodule
```

- Parallel Block Enhancement join, join\_any,join\_none
- wait fork

```
run
5 a=5 - block a
5 Before wait fork
10 b=10 - block b
25 c=20 - block c
25 After wait fork
```


```
fork
  begin
    #5 a = 5;
    $display($time, " a=%0d - block a", a);
  end
  begin
    #10 b = 10;
    $display($time, " b=%0d - block b", b);
  end
join_any
fork
  begin
    #20 c = 20;
    $display($time, " c=%0d - block c", c);
  end
join_none
$display($time, " Before wait fork");
wait fork;
$display($time, " After wait fork");
end
```

## Verilog Event Scheduler



to next time slot

# SystemVerilog Event Scheduler



## Program block

- Provides race free communication between testbench and module
  - Get executed in reactive region

Ex: Without program block

a = 00000000

## Program block

- Provides race free communication between testbench and module
  - Get executed in reactive region

```
module design_ex(output bit [7:0] a);
initial begin
    a <= 8'b10101010;
end
endmodule</pre>
```

```
program my_pgm(input bit [7:0] a);
  initial begin
    $display("\t a = %0b",a);
  end
endprogram
```

```
`include "top.sv"

module testbench;
 wire [7:0] a;

design_ex dut(.*);
 my_pgm test(.*);
endmodule
```

a = 10101010

#### final block

Executes at the end of simulation

```
module final_block;
  real frequency = 20.0;
 bit [8:0] s[5];
 initial begin
  for(int i = 0; i <5; i++) begin
    s[i] = i;
    $display($time, " for block s[%0d] = %0d", i, s[i]);
   #10;
  end
  foreach(s[j]) begin
    s[j] = s[j] + 10;
     $display($time, " foreach block s[%0d] = %0d", j, s[j]);
    end
 #10;
  end
final
  $display("number of cycles executed = %0f", $time*frequency);
endmodule
```

```
run

0 for block s[0] = 0

10 for block s[1] = 1

20 for block s[2] = 2

30 for block s[3] = 3

40 for block s[4] = 4

50 foreach block s[0] = 10

50 foreach block s[1] = 11

50 foreach block s[2] = 12

50 foreach block s[3] = 13

50 foreach block s[4] = 14

number of cycles executed = 1200.000000
```

# clocking block

- A clocking block specifies timing and synchronization for a group of signals.
- The clocking block specifies,
  - The clock event that provides a synchronization reference for DUT and testbench
  - The set of signals that will be sampled and driven by the testbench
  - The timing, relative to the clock event, that the testbench uses to drive and sample those signals
- Clocking block can be declared in interface, module or program block.

```
module counter(input clk, rst, enb, load, updn,
          input [7:0] data, output reg[7:0] out);
                                      program clk blk(
 always @(posedge clk or posedge rst)
  if (rst)
                                        input wire clk,
    out <= 0:
                                        input [7:0] out,
  else
   if (enb)
                                        output [7:0] data,
     if (load)
      out <= data;
                                        output logic rst, enb, load, updn
     else
                                      );
      if (updn)
       out <= out + 1;
        out <= out - 1;
                                          // cloking outputs are DUT inputs and vice versa
endmodule
                                          default clocking cb counter @(posedge clk);
                                            default input #1step output #4;
                                            output negedge rst;
 • ## - clock cycles
                                            output enb, load, updn, data;
                                            input out;
                                          endclocking
    • ## 5 -> 5 clock cycles
                                          initial begin
                                            // Set all inputs at the beginning
 • # - clock skews
                                            enb = 0:
                                            load = 0:
                                            updn = 1;

    #1step – Sampling on the

                                            rst = 1:
                                            // Will be applied on negedge of clock
   preponed region of the
                                            ##1 cb counter.rst <= 0;
                                            // Will be applied 4ns after the clock
                                            ##1 cb_counter.enb <= 1:
   current time stamp
                                            ##2 cb counter.updn <= 0;
                                            ##4 cb counter.updn <= 1;
                                          end
                                          endprogram
```

```
include "clk blk.sv"
module clk blk();
 timeunit 1ns:
 reg clk = 0;
                                                     // Will be applied on negedge of clock
 reg rst, enb, load, updn;
                                                     ##1 cb counter.rst <= 0;
 reg [7:0] data;
                                                     // Will be applied 4ns after the clock
 wire [7:0] out;
                                                     ##1 cb counter.enb <= 1;
  counter G1(.*);
                                                     ##2 cb counter.updn <= 0;
  clk blk T1(.*);
                                                     ##4 cb counter.updn <= 1;
  always #5 clk = ~clk;
initial begin
 $monitor($time, "clk=%b, rst=%b, enb=%b, load=%b, updn=%b, data=%h, out=%h",
              clk, rst, enb, load, updn, data, out);
  $dumpfile("test.vcd");
 $dumpvars;
 #500 $finish;
end
```

#### endmodule

