
SystemVerilog Basics - Design

- SystemVerilog For Design by Stuart Sutherland
- Digital System Design with SystemVerilog by MarkZ

Contents

- SV Data types
- Port connections, Hierarchy
- Enhanced procedural blocks, task and function
- Interface
- Modports
- Assertions

SystemVerilog Landscape



- Multiple Languages
 - HDLs for Design
 - HVLs for Testbench
 - Assertions
 - C/C++
- Slow Interfaces and Inefficient Communication


- Single Language for Design and Verification
 - SystemVerilog HDVL
- Single Verification Platform
- Standard Language Enables Complementary Tools and Methodologies

SystemVerilog Semantic Concepts

II	modules	\$finish \$display \$monito	\$fopen \$fclose \$write	995 (created initial disable events wait # @		begin- while for for	end	+ = * / % >> <<
	ANSI C style ports standard file I/O syalue\$plusargs ifindef 'elsif 'line constant functions @*		Verilog-2001 (* attributes *) configurations memory part selects variable part select		multi dimensional arrays signed types automatic ** (power operator)			
	uwire	`begir	_keywords	Verilog-2005 pragm	a	\$clog2		
design	interfaces nested hierarchy unrestricted ports automatic port con enhanced literals time values and un specialized proced	its	packed arrays array assignment unique/priority void functions function input of function array a parameterized to	case/if lefaults rgs	break continue return do-while case inside aliasing const	enum typedef structures unions 2-state types packages \$unit	>>= <	ning
verification	assertions test program block clocking domains process control	(S	mailboxes semaphores constrained ran direct C function		classes inheritance strings references	dynamic array associative arr queues checkers		2-state types shortreal typ globals let macros

Basic Data Types

2 and 4 State Datatypes



If you don't need the x and z values then use the SystemVerilog bit and int types which MAKE EXECUTION MUCH FASTER and use only half the memory

Basic SystemVerilog Datatypes

```
reg r;  // 4-state Verilog-2001 single-bit datatype
integer i; // 4-state Verilog-2001 >= 32-bit datatype
bit b;  // single bit 0 or 1
logic w;  // 4-valued logic, x 0 1 or z as in Verilog
byte c;  // 2-state, 8-bit signed integer
char c;  // 2-state, 8-bit C-like datatype
int i;  // 2-state, 32-bit signed integer
shortint s;// 2-state, 16-bit signed integer
longint 1; // 2-state, 64-bit signed integer
```

- Make up your own types with typedef
- Define arrays of bits and logic

Arrays of logic and bit default to unsigned

Using Literals

```
reg [31:0] a,b;
reg [15:0] c,d;
...
a = 32'hf0ab;
c = 16'hFFFF
```

```
This works like in Verilog
```

This fills the packed array with the same bit value

```
a = '0;
b = '1;
c = 'x;
d = 'z;
```

logic [31:0] a;
...
a = 32'hffffffff;
a = '1;

These are equivalent

Convenient way to fill up a vector with a bit constant

Variable Types – Global vs. Local

- Global variables
 - Defined outside of any module (i.e. in \$root)
 - Shared by all module instances
 - Must be static
 - Tasks and functions can be global too
 - Can be referenced anywhere in the design hierarchy

Keep global definitions in one place (ie. a separate file)

SystemVerilog Timeunit & Precision

 With SystemVerilog, time units and time precision can be specified as keywords

```
Module test (...);
timeunit 1ns;
timeprecision 10ps;
...

You can specify units
with your delays

#10 a = 1;
#5ns b = 1b;
#1fs $display("%b", b);
```

•legal time units are s, ms, us, ns, ps, fs

SVlog Timeunit & Timeprecision Rules

- Take precedence over `timescale directives
- Remove all ambiguity about a module's time units
- Can be specified globally, for all modules in a design
- Can be specified within a module
 - Local declarations take precedence over global
 - Must be specified immediately after the module declaration
- Mixing `timescale and timeprecision uses smallest precision in Verilog or SystemVerilog

Type Casting

SystemVerilog adds casting operations to Verilog


```
int'(2.0 * 3.0) //cast operation results to int
```

<size>'(value>) - cast a value to any vector size

17'(n -2) //cast operation results to 17 bits wide

signed'(x) //cast value to a signed value

Casts And Typedefs

```
int i;
real pi = 3.14159;

i = int'(pi * 0.5);

complex type casts are possible but need a typedef
```

```
typedef logic [31:0] address_bus_type;
address_bus_type address_bus;
...
address_bus = address_bus_type'i;
```

Enumerated Data Types

```
typedef enum {bashful, doc, dopey, grumpy, happy, sleepy} dwarf type;
  dwarf type dwarf;
                                                                 Typedef
  enum {yes, no=3, maybe} choice;
User-defined
                                                    Cau buut
  encoding
                                                  enums as text
                                                    or as number
  dwarf = dopey;
  choice = maybe;
   $display("dwarf=%s choice=%s", dwarf.name, choice.name);
  $display("dwarf=%d choice=%d", dwarf, choice);
          dwarf=dopey choice=maybe
          dwarf=2 choice=4
          dwarf=dwarf type'(2);
                                                       Must use cast
          dwarf=dwarf type'(no);
          myint=int'(happy);
```

Enumerated Data Types

- Enumerated types are "strongly typed"
 - Can by any data type default is int (2-state logic)
 - The default initial value is o.
 - Can be used in expressions (treated like a constant)
 - Can be assigned to a variable
 - Can't be assigned a value that is not in the type set
 - Can't be directly assigned the results of an expression
 - The expression result can be cast to the enumerated type, and then assigned

Methods for Enums

```
typedef enum {red, green, blue, yellow} Colors;
```

```
Initializes with the color red
Colors color = color.first;
$display("Name is %s", color.name);
                                                       Name is red
$display("There are %d constants in the enum", color.num);
                        There are 4 constants in the enum
color = color.next
$display("The next color is %s", color);
                                                        The next color is green
color = color.last
$display("The last color is %d", color)

←
                                                        The next color is 3
$display("The previous color is %s", color.prev);
                                 The previous color is blue
```

Structures

- In arrays, all the elements stored are the same data type
- A structure is a collection of variables and/or constants under a single name
- Structures can be user defined types
- A method for packing data of different types

```
typedef struct {
    int data1;
    byte data2;
    bit [7:0] data3;
} my_data;
```

31	23	15	/	U
		int d	ata1	
X	Х	Х	byte	data2
X	Х	Х	bit	data3

Structures

• A packed structure is used for subdividing a vector into subfields

```
typedef struct packed{
    int data1;
    byte data2;
    bit [7:0] data3;
    } my_data;
```

47 O

int data1	byte	bit
	data2	data3

Structure Initialization

```
typedef struct {
          int a, b;
          byte c;
          bit [7:0] d;
          } data;
data data1 = {50, 100, 8'hfo, 8'hof};
data data2;
always@(posedge clk, negedge rst)
  If(!rst) begin
     data2.a = o; data2.b = o;
     data2.c = '0; data2.d = '1;
 else begin
     data2.a = random(); data2.b = (a-3);
     data2.c = 8'h37; data2.d = 8'hdd;
```

end

- structures can be initialized during definition like C
- structures can also be assigned in a procedural block

Unions


```
typedef union
                     union
   int n;
   real f;
                    provide storage for
                    either 'int' or 'real'
   } u type;
u type u;
initial
  begin
                        int
    u.n = 27
    $display("n=%d", u.n);
    u.f = 3.14159
                             real
    $display("f=%f", u.f);
    $finish();
  end
```

- Unions allow storage of different data types in the same space
- Unions can be used to define storage before the type of the value to be stored is known

Packed and Unpacked Arrays


- Unpacked
 - Can be any datatype
 - You can access an entire array at a time
 - You can copy an entire array
 - Uses a range: int Mem [1023:0]
- Packed
 - Must be: reg, wire, logic, bit, other nets
 - Access whole array or slice as a vector
 - Can have multiple dimensions

Packed And Unpacked Arrays




Packed Array Part Selects

A part select or slice is a concatenation of bits



Indexed Array Part Selects

- Starting point of the slice is an expression
- Width of the slice is fixed after compilation



- +:indicates the slice increases from the starting point
- -:indicates the slice decreases from the starting point

Multidimensional Arrays

```
2D
                int a [7:0][7:0];
     array
                 bit ucube [maxx:0][maxy:0][maxz:0];
      3D
                 bit [maxy:0][maxz:0] pcube[maxx:0];
     array
Unpacked dimensions
referenced first, then
                        bit [a:0][b:0] ref_order [c:0][d:0][e:0];
     packed
                        ref_order [c][d][e][a][b] = 1'b1;
From left to right-most
    dimensions
```

Array Literals

```
like
                 A[2:0] = \{0,1,2\};
Initialization
                                                     concatenation
                 int nines[1:9] = \{9\{9\}\};
Assignment
                 A = \{3, 4, 5\};
                 real R[1:0][2:0]
    Braces
                    = \{\{1.5, 4.5, 4.3\}, \{5.0, 0.5, 2.1\}\};
  reflect array
    layout
                 byte Frame[WIDTH:1][HEIGHT:1]
                    = {WIDTH{{HEIGHT{8'hA5}}}};
```

Array Initialization

```
typedef bit [24:0] mydata t;
                                                              User-defined type
   Packed
               mydata t [0:3] data pack = {
                                                            {}=concatenation
    array
                        25'd2,25'd4,25'd78,25'd27};
                // 100-bit concatenation
                                                             {}=array element
unpacked
               mydata t data dense[0:3] = {}
                                                                initialization
 array
               2,4,78,27};
                // data_dense[0] = 2;
                // data_dense[1] = 4;
// data_dense[2] = 78;
// data_dense[3] = 27;
```

SystemVerilog Array System Functions

- \$dimensions (array_name): returns the # of dimensions in the array (or o if object is scalar)
- \$left (array_name, dimension): returns MSB no. of specified dimension
- \$right (array name, dimension): returns LSB
- \$low (array_name, dimension): returns the lowest bit number.
- \$high (array_name, dimension): returns the highest bit number.
- \$increment (array_name, dimension): returns 1 if: \$left is >= \$right,
 returns -1 if: \$left is < \$right.
- \$length (array_name, dimension): returns the total # of elements in the specified dimension (same as \$high - \$low +1)

Advanced Procedural Blocks


- Logic procedural blocks
- Unique/priority decisions
- Enhancements to tasks and functions

Issues with Verilog General Purpose Procedures

- always procedure used to model multiple logic types:
 - Combinational
 - Latched
 - Sequential
 - Testbench
- Tools must "infer" (guess) hardware intent

SystemVerilog Hardware-Specific Procedures

- always_ff procedure models sequential logic
- always comb procedure models combinational logic
- always_latch procedure models latch-based logic
- Enables simulation, synthesis, formal tools to use same rules
- Enables designer's intent to be checked
- Software may issue warnings if behavior doesn't match style.



No sensitivity list

Contents must follow synthesis requirements for combinational logic

Tools can know the designer's intent, verify that the code models combinational behavior

Combinational Logic Procedure

always_comb models combinational logic

```
always_comb
  if (!mode)
    y = a + b;
  else
    y = a - b;
```

- always comb rules
 - The sensitivity list is inferred
 - Includes every variable read by the procedure
 - Variables on the left-hand side of the assignment can't be written to by any other procedure
 - Executes automatically at time o
 - After all initial and always blocks have been started
 - Ensures the outputs are consistent with the inputs at time o

Latched Logic Procedures

always_latch models combinational logic with storage

```
always_latch
  if (enable) q <= d;</pre>
```

- always_latch rules:
 - sensitivity list is inferred (same rules as always comb)
 - Variables on the left-hand side of the assignments can't be written to by any other procedure
 - automatically triggered at time zero

Sequential Logic Procedures

- The always_ff procedure models synthesizable sequential logic behavior
- always ff is different from a normal always procedure
 - The sensitivity list must specify an edge for each signal
 - No event controls are permitted within the procedure

```
always_ff @(posedge clk or negedge reset)
  if (!reset) q <= 0;
  else
    q <= d;</pre>
```

Unique and Priority Decisions

- Synthesis pragmas cause results to diverge
 - full_case -Statement in which all possible case-expression binary patterns can be matched to a case item or to a case default.
 - If a case statement does not include a case default and if it is possible to find a binary case expression that does not match any of the defined case items, the case statement is not "full."

Unique and Priority Decisions

- Synthesis pragmas cause results to diverge
 - parallel_case Statement in which it is only possible to match a case expression to one and only one case item.
 - If it is possible to find a case expression that would match more than one case item, the matching case items are called "overlapping" case items and the case statement is not "parallel."

Unique and Priority Decisions

- SystemVerilog adds unique and priority modifiers for if-else-if decisions and case statements:
 - Gives same information to the simulator and synthesis tool

Unique and Priority Decisions

- priority case
 - Tests each case condition in order and makes sure there is at least one branch taken
 - Equivalent to //pragma full_case
- unique case
 - Tests all case conditions and makes sure that one and only one condition matches
 - Equivalent to //pragma parallel case

```
unique if (!t[0])
        $display("even");
else if (t[1])
        $display("big");
else $display("small odd");
```

unique if
means that the
else if
conditions do
not overlap

"priority if" gives warning if there is no final else but the else condition happens

Unique and Priority Examples

```
bit [2:0] opcode
always_comb
unique case (opcode)
3'booo: y = a+b;
3'boo1: y = a-b;
3'bo10: y = a*b;
3'b100: y = a/b;
endcase
```

```
always comb begin
 y = '0;
 priority case ({en,a})
  3'b100: y[a] = 1'b1;
  3'b101: y[a] = 1'b1;
  3'b110: y[a] = 1'b1;
  3'b111: y[a] = 1'b1;
 endcase
end
```

Find the errors!

```
always @(posedge clk or negedge rst )
  priority if (!rst )
                                                    always comb
     cnt <= 0;
                                                      if (ctrl == 1)
  else if (en)
                         warnings issued during
    cnt <= cnt + 1 ; simulation when (rst_=1 and en=0) or
                                                         op \leq a;
                          whenever either is "x"
                                                         errors should be issued
                                                         during compilation - does
                                                         not infer combinational logic
always ff
                                    always @(posedge clk iff rst == 0)
 begin
                                       // synchronous reset
  #(period/2) clk <= 0;
                                       if (rst)
  #(period/2) clk <= 1;
                                         data out <= 8'h00;
  end
                                       else
                                         data out <= data in;
errors should be issued
during compilation –
                                        procedure never triggered
block timing inside an always ff
                                        when rst=1, so never reset
```

SystemVerilog Tasks

- In Verilog:
 - The directions of task arguments must be declared
 - Task arguments default to reg
- SystemVerilog adds:
 - Task arguments have a default direction of input
 - Task arguments default to logic
 - Arrays and Structures may be passed as arguments

SystemVerilog Functions

- In Verilog:
 - Functions can only have inputs
 - The direction of arguments must be declared
 - Arguments default to reg
- SystemVerilog adds:
 - Functions can have input, output, and inout
 - The default direction is input
 - Function arguments default to logic
 - Arrays and Structures may be passed as arguments

SystemVerilog Functions

```
function logic [15:0] func( logic m,
                                                                  input keyword
                 bit [15:0] in1, in2);
                                                                     optional
                 return((in1 + in2) ^ m);
 return
                                                                        The return is
               // Verilog: func = (in1+in2)^m;
keyword
                                                                        assigned to
               endfunction
                                                                       the name of
                                                                       the function
                       function void print(int n);
    can have void
      functions
     (or use tasks)
                        endfunction
```

- Verilog functions it's an error to ignore the return value
- SystemVerilog functions it's a warning to ignore the return value

SystemVerilog Tasks With Return

```
task add_to_max (input [5:0] max, output [63:0 result);
 result = 1;
 If(max == 0) return; // exit task
 for(int i=1; i<63; i=i+1)
 begin
         result = result + 5;
         if(i== max)
         return; // exit task
end
endtask
```

Explicit Task/Function Arguments

- Connect by name like module instance
- Default values for optional arguments

```
function int func(int a,

int b = 3,

string c = "");


endfunction
```

```
int i = func(.b(2),.a(4),.c("hello"));
int j = func(.c("bye"),.a(3));// b = 3
int k = func(4);// a = 4, b = 3, c = ""
```

Design Hierarchy, Interfaces and Modports

SystemVerilog Module Ports Rules

- Any SystemVerilog type can pass through a port as input or output
- SystemVerilog types are shared across ports



SystemVerilog's Implicit .name Port Connection

- SystemVerilog simplifies the named port connection syntax
 - If the signal and port are exactly same (name and size), only the port needs to be renamed
- Following rules apply:
 - the signal name and port name must be the same
 - the signal size and the port size must be the same
 - the data types of both the modules must be compatible (e.g. can't implicitly connect an integer to a real)

```
module chip (output q1, q0, input [3:0] d, input clk, rst);

dff dff_inst1 (.clk(clk), .rst(rst), .q(q0), .d(d[0]));

dff dff_inst2 (.clk, .rst, .q(q0), .d(d[0]));

endmodule

module dff (output q, input clk, d, rst);
... endmodule
```

Named ports and Implicit .name ports

- Named port
 - Named port connections avoid inadvertent connection errors and is a preferred style for documenting (Advantage!)
 - Named ports are very verbose (Disadvantage!)
- Implicit .name ports
 - name is an abbreviation of named port connections
 - name simplifies connections to module instances
 - .name infers a connection of a net and port of the same name
 - name can be combined with named port connections

Implicit .* Port Connection


- SystemVerilog can automatically connect all ports and signals that have the same name
 - Uses the same rules as .name port connections
 - This really helps in situations of huge netlists

```
module chip (output q1, q0,
                input [3:0] d,
                input clk, rst);
                                               Look at how clk and rst
   dff dff inst (.*, .q(q0),
                                                   are connected
   .d(d[0]);
endmodule
                                                 All ports with names
                                                  that match signals
module dff (output q, input clk,
                                                  in this module are
   d, rst);
                                                   automatically
                                                   connected via .*
endmodule
```

Communication-Based Design And Verification

- Most Bugs Occur Between Blocks
- Encapsulation is Key
- Capture Interconnect and Communication
- Separate Communication from Functionality
- Eliminates "Wiring" Errors
- Reuse Interface Objects
- Facilitates Divide-and-Conquer Methodology


Encapsulation



- Think About the Fat Arrows on a Block Diagram as More Than Just Wire Bundles
 - Wires are an implementation choice of how to communicate information between blocks
 - Focus on the information that is being communicated

Connection Object

An interface describes the communication between modules



- The interface contains all the signals used in module1 and module2
- The interface can also describe how the data is sent and received

Interfaces are not just for encapsulation ...

What Is An Interface?

```
int i;
logic [7:0] a;

typedef struct {
  int i;
  logic [7:0] a;
  } s_type;
```

At the simplest level an interface is to a wire what a struct is to a variable


```
int i;
wire [7:0] a;
interface intf;
  int i;
  wire [7:0] a;
endinterface
```

```
wire w;
intf if1;
modA a (w, if1);
```

You can think of a wire as a built in interface


• Encapsulates communication like a struct encapsulates data

How Does An Interface Work?



 Allows structuring the information flow between blocks

Interfaces Keep The Code Maintainable



 No need to edit dozens of files of intermediate levels to insert just one signal

Interface Contents

- Interfaces are more than just a bundle of wires
 - Interfaces can contain declarations
 - Variables, parameters and other data can be declared in one location and shared with multiple modules
 - Interfaces can contain task and functions
 - Operations shared by all connections to the interface can be coded in one place
 - Interfaces can contain procedures
 - Protocol checking and other verification can be built into the interface


What Is An Interface?

```
interface utopia i;
 wire soc:
                  // start of cell
 wire en;
                 // enable
 wire [7:0] data; // data
               // cell available
 wire clav;
                // ATM layer clock
 wire clk:
endinterface
                                                                      SystemVerilog
interface cpu i(input bit rst);
            BusMode:
  wire
 logic [11:0] Addr;
 logic
           Sel:
 wire [7:0] Data;
           Rd DS;
 logic
           Wr RW;
 logic
            Rdy Dtack;
  wire
endinterface
module netproc(utopia i ux, cpu i cpu,
                    input bit clk);
endmodule
```

- 3X more compact
- Fewer wiring mistakes

```
module netproc (SX ux soc, SX ux en, SX ux data, SX ux clav,
SX ux clk, SX cpu BusMode, SX cpu Addr, SX cpu Sel,
SX_cpu_Data, SX_cpu_Rd_DS, SX_cpu_Wr_RW,
SX cpu Rdy Dtack, rst, clk);
 inout SX ux soc;
 inout SX ux en;
 inout [7:0] SX ux data;
 inout SX ux clav;
 inout SX ux clk;
 inout SX cpu BusMode;
 inout [11:0] SX cpu Addr;
 inout SX cpu Sel;
 inout [7:0] SX cpu Data;
 inout SX cpu Rd DS;
 inout SX cpu Wr RW;
 inout SX cpu Rdy Dtack:
 input rst:
 input clk;
 wire SX ux soc:
 wire SX ux en;
 wire [7:0] SX ux data;
 wire SX ux clav;
 wire SX ux clk;
 wire SX cpu BusMode;
 wire [11:0] SX cpu Addr;
 wire SX cpu Sel;
 wire [7:0] SX cpu Data;
 wire SX cpu Rd DS;
 wire SX cpu Wr RW;
 wire SX cpu Rdy Dtack;
 wire rst;
 wire clk:
endmodule
```


Example System



Encapsulating Communication

endinterface

Parallel Interface



Alternate Interface

```
interface serial(input bit clk);
                                                                       Serial Interface
  logic data_wire;
                                     serial signals
  logic data_start=0;
  typedef logic [31:0] data_type;
  data_type d;
  task write(input data_type d);
    for (int i = 0; i <= 31; i++)
      begin
        if (i==0)
          data_start <= 1;</pre>
                                                    (C1
        else
                                                         2,000
                                                               4,000
                                                                     6,000
                                                                            8,000
                                                                                  10,000
          data start <= 0;
          data_wire = d[i];
        @(posedge clk)
                                            data wire
                                            data start
          data wire = 'x;
      end
  endtask
task read(output data_type d);
    while (data_start !== 1)
      @(negedge clk);
    for (int i = 0; i <= 31; i++)
      begin
        d[i] <= data_wire;</pre>
        @(negedge clk);
      end
  endtask
endinterface
```

Using Different Interfaces

```
include "parallel.sv"
 include "send.sv"
 include "receive.sv"
include "serial.sv"
module top_dut;
  bit clk = 1'b0;
  parallel ch(clk);
  //serial ch(clk);
  send s(clk, ch);
  receive r(clk, ch);
  initial begin
   forever #5 clk = ~clk;
   #50 $finish;
  end
   initial begin
     $dumpfile("test.vcd");
     $dumpvars;
  end
endmodule
```

Top Module


Controlling Signal/Port Direction: Modports

- If Direction is Not Specified, Signals in Interfaces Are inout
- How to Specify Direction When Ports Are Different for Different Modules?
 - CPU module uses addr as an output
 - Mem module uses addr as an input
- Group Signals/Directions in Interface
 - "Modport" implies direction from point-of-view of the module using the interface
 - Can also control visibility of signals and methods

Simple Example Using Modports In Definition

```
interface simple bus (input bit clk);
                                               module top;
                                                 bit clk = 0;
  logic req, gnt;
                                                 simple bus sb intf(clk);
  logic [7:0] addr, data;
  logic [1:0] mode;
  logic start, rdy;
                                                 memMod mem(sb intf);
  modport slave (input reg, addr, mode,
                                                 cpuMod cpu(sb intf);
                                               endmodule
                       start, clk,
                 output gnt, rdy,
                 inout data);
                                                        modport picked up
  modport master(input gnt, rdy, clk,
                                                           from module
                  output req, addr, mode, start,
                                                             definition
                  inout data);
endinterface: simple bus
module memMod(simple bus.slave a);
endmodule
                                                 interface.modport
module cpuMod(simple bus.master b)
                                                   hard-coded in
endmodule
                                                 module definition
```

Assignment



- Send data when ready is active low and make sure valid signal is active high while sending data
- Receive data when valid is active low and make sure ready is active high while receiving data
- The model sends and receives random data. The data can be either parallel (32bits) or serial 1 bit at a time.
- send the data using the write task
- receive the data using the read task
- The Testbench
 - 10, 32 bit random data are transmitted in this testbench.