
## **UVM Scoreboard**



# Creating a UVM Scoreboard

Step 1: Create a custom class inherited from uvm\_scoreboard, register with factory, and call function new

```
// my_scoreboard is user-given name for this class that has been derived from "uvm_scoreboard"
class my_scoreboard extends uvm_scoreboard;

// [Recommended] Makes this scoreboard more re-usable
   `uvm_component_utils (my_scoreboard)

// This is standard code for all components
   function new (string name = "my_scoreboard", uvm_component parent = null);
    super.new (name, parent);
   endfunction

// Code for rest of the steps come here
endclass
```

# Creating a UVM Scoreboard

2. Add necessary TLM exports to receive transactions from other components. Instantiate them in build\_phase

```
// Step2: Declare and create a TLM Analysis Port to receive data objects from other TB components
uvm_analysis_imp #(apb_pkt, my_scoreboard) ap_imp;

// Instantiate the analysis port, because afterall, its a class object
function void build_phase (uvm_phase phase);
    ap_imp = new ("ap_imp", this);
endfunction
```

3. Define the action to be taken when data is received from analysis port

```
// Step3: Define action to be taken when a packet is received via the declared analysis port
virtual function void write (apb_pkt data);
   // What should be done with the data packet received comes here - let's display it
   `uvm_info ("write", $sformatf("Data received = 0x%0h", data), UVM_MEDIUM)
endfunction
```

# Creating a UVM Scoreboard

4. Perform checks

```
// Step4: [Optional] Perform any remaining comparisons or checks before end of simulation
virtual function void check_phase (uvm_phase phase);
...
endfunction
```

Connect analysis port of scoreboard with other components in the environment

```
class my_env extends uvm_env;
...

// Step5: Connect the analysis port of the scoreboard with the monitor so that
// the scoreboard gets data whenever monitor broadcasts the data.
virtual function void connect_phase (uvm_phase phase);
    super.connect_phase (phase);
    m_apb_agent.m_apb_mon.analysis_port.connect (m_scbd.ap_imp);
endfunction
endclass
```

```
// Step1 : Create a new class that extends from uvm scoreboard
class my scoreboard extends uvm scoreboard;
   `uvm component utils (my scoreboard)
   function new (string name = "my scoreboard", uvm component parent);
        super.new (name, parent);
    endfunction
   // Step2a: Declare and create a TLM Analysis Port to receive data objects from other TB components
   uvm analysis imp #(apb pkt, my scoreboard) ap imp;
   // Step2b: Instantiate the analysis port, because afterall, its a class object
   function void build phase (uvm phase phase);
        ap_imp = new ("ap_imp", this);
    endfunction
   // Step3: Define action to be taken when a packet is received via the declared analysis port
   virtual function void write (apb_pkt data);
       // What should be done with the data packet received comes here - let's display it
       `uvm info ("write", $sformatf("Data received = 0x%0h", data), UVM MEDIUM)
    endfunction
   // Step3: Define other functions and tasks that operate on the data and call them
   // Remember, this is the main task that consumes simulation time in UVM
   virtual task run phase (uvm phase phase);
        . . .
    endtask
   // Step4: [Optional] Perform any remaining comparisons or checks before end of simulation
   virtual function void check phase (uvm phase phase);
   endfunction
endclass
```

# Connecting UVM Analysis ports of UVM Scoreboard

```
class my env extends uvm env;
    `uvm component utils (my env)
   function new (string name = "my env", uvm component parent);
        super.new (name, parent);
    endfunction
    // Declare a handle so that we can connect TB components to this
   my scoreboard
                  m scbd;
   // Instantiate or Build the scoreboard using standard UVM factory create calls
   virtual function void build_phase (uvm_phase phase);
        super.build phase (phase);
       m scbd = my scoreboard::type id::create ("m scbd", this);
    endfunction
   // Step5: Connect the analysis port of the scoreboard with the monitor so that
   // the scoreboard gets data whenever monitor broadcasts the data.
   // Note: This agent is assumed to be present in this environment for example purpose
   virtual function void connect phase (uvm_phase phase);
        super.connect phase (phase);
       m apb agent.m apb mon.analysis port.connect (m scbd.ap imp);
    endfunction
endclass
```

#### **UVM** Environment

1. Code the environment class by extending uvm\_env

```
class mem_model_env extends uvm_env;
   `uvm_component_utils(mem_model_env)

// new - constructor
function new(string name, uvm_component parent);
   super.new(name, parent);
   endfunction : new

endclass : mem_model_env
```

2. Declare the agent


```
mem_agent mem_agnt;
```

3. Create the agent


```
mem_agnt = mem_agent::type_id::create("mem_agnt", this);
```

#### **UVM** Environment

```
class mem model env extends uvm env;
 mem agent mem agnt;
  `uvm component_utils(mem_model_env)
 // new - constructor
 function new(string name, uvm component parent);
    super.new(name, parent);
 endfunction: new
 // build phase
 function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    mem_agnt = mem_agent::type_id::create("mem_agnt", this);
 endfunction : build phase
endclass : mem_model_env
```



```
class my top env extends uvm env;
  `uvm component utils (my env)
  agent_apb
                   m_apb_agt;
  agent wishbone
                   m wb agt;
  env register
                   m reg env;
  env analog
                   m analog env [2];
  scoreboard
                     m scbd;
  function new (string name = "my env", uvm component parent);
     super.new (name, parent);
  endfunction
  virtual function void build phase (uvm phase phase);
     super.build_phase (phase);
     // Instantiate different agents and environments here
     m_apb_agt = agent_apb::type_id::create ("m_apb_agt", this);
     m wb agt = agent wishbone::type id::create ("m wb agt", this);
     m reg env = env register::type id::create ("m reg env", this);
     foreach (m_analog_env[i])
       m analog env[i] = env analog::type id::create ($sformatf("m analog env%0d",m analog env[.]), this);
     m scbd = scoreboard::type id::create ("m scbd", this);
  endfunction
  virtual function void connect_phase (uvm_phase phase);
      // Connect between different environments, agents, analysis ports, and scoreboard here
  endfunction
endclass
```



```
class my env extends uvm env ;
  `uvm component utils (my env)
  my agent
             m agnt0;
  my scoreboard m scbd0;
  function new (string name, uvm component parent);
     super.new (name, parent);
  endfunction : new
  virtual function void build phase (uvm_phase phase);
     super.build phase (phase);
     m agnt0 = my agent::type id::create ("my agent", this);
     m scbd0 = my scoreboard::type id::create ("my scoreboard", this);
  endfunction : build phase
  virtual function void connect phase (uvm phase phase);
     // Connect the scoreboard with the agent
     m agnt0.m mon0.item collected port.connect (m scbd0.data export);
  endfunction
endclass
```

1. Code the test by extending uvm\_test

Declare other environments & verification components and build them

```
// Testbench environment that contains other agents, register models
my_env m_top_env;
my cfg m cfg0;
                                // Configuration object to tweak the environment for this test
// Instantiate and build components declared above
virtual function void build phase (uvm_phase phase);
   super.build phase (phase);
  // [Recommended] Instantiate components using "type id::create()" method instead of new()
   m top env = my env::type id::create ("m top env", this);
   m cfg0 = my cfg::type id::create ("m cfg0", this);
  // [Optional] Configure testbench components if required, get virtual interface handles, etc
   set cfg params ();
  // [Recommended] Make the cfg object available to all components in environment/agent/etc
   uvm config db #(my cfg) :: set (this, "m top env.my agent", "m cfg0", m cfg0);
endfunction
```

#### 3. Print UVM topology (useful for debug purposes)

```
virtual function void end_of_elaboration_phase (uvm_phase phase);
    uvm_top.print_topology ();
endfunction
```

#### 4. Start a virtual sequence

```
// Start a virtual sequence or a normal sequence for this particular test
virtual task run phase (uvm phase phase);
   // Create and instantiate the sequence
   my_seq m_seq = my_seq::type_id::create ("m_seq");
   // Raise objection - else this test will not consume simulation time*
   phase.raise objection (this);
   // Start the sequence on a given sequencer
   m seq.start (m env.seqr);
   // Drop objection - else this test will not finish
   phase.drop objection (this);
endtask
```

#### How to run a UVM test?

- A test is started within the testbench\_top by a task called run\_test
- This is a global task that must be supplied with name of user-defined UVM test to be run

```
// Specify the testname as an argument to the run_test () task
initial begin
  run_test ("base_test");
end
```

#### How to run ANY UVM test?

```
// Pass the DEFAULT test to be run if nothing is provided through command-line
initial begin
   run_test ("base_test");
   // Or you can leave the argument as blank
   // run_test ();
end

// Command-line arguments for an EDA simulator
$> [simulator] -f list +UVM_TESTNAME=base_test
```

```
// Step 1: Declare a new class that derives from "uvm test"
class base test extends uvm test;
     // Step 2: Register this class with UVM Factory
  `uvm_component_utils (base_test)
  // Step 3: Define the "new" function
  function new (string name, uvm_component parent = null);
     super.new (name, parent);
  endfunction
  // Step 4: Declare other testbench components
  my_env m_top_env; // Testbench environment
  my_cfg m_cfg0; // Configuration object
  // Step 5: Instantiate and build components declared above
  virtual function void build_phase (uvm_phase phase);
     super.build_phase (phase);
     // [Recommended] Instantiate components using "type_id::create()" method instead of new()
     m top env = my env::type id::create ("m top env", this);
     m cfg0 = my cfg::type id::create ("m cfg0", this);
     // [Optional] Configure testbench components if required
     set_cfg_params ();
     // [Optional] Make the cfg object available to all components in environment/agent/etc
     uvm_config_db #(my_cfg) :: set (this, "m top_env.my_agent", "m cfg0", m_cfg0);
  endfunction
  // [Optional] Define testbench configuration parameters, if its applicable
  virtual function void set_cfg_params ();
     // Get DUT interface from top module into the cfg object
     if (! uvm_config_db #(virtual dut_if) :: get (this, "", "dut_if", m_cfg0.vif)) begin
        `uvm_error (get_type_name (), "DUT Interface not found !")
     end
```

```
// Assign other parameters to the configuration object that has to be used in testbench
      m_cfg0.m_verbosity = UVM_HIGH;
      m_cfg0.active = UVM_ACTIVE;
   endfunction
     // [Recommended] By this phase, the environment is all set up so its good to just print the topology for debug
  virtual function void end_of_elaboration_phase (uvm_phase phase);
      uvm top.print topology ();
   endfunction
  function void start of simulation phase (uvm phase phase);
      super.start of simulation phase (phase);
      // [Optional] Assign a default sequence to be executed by the sequencer or look at the run phase ...
      uvm_config_db#(uvm_object_wrapper)::set(this,"m_top_env.my_agent.m_seqr0.mjain_phase",
                                       "default_sequence", base_sequence::type_id::get()):
  endfunction
  // or [Recommended] start a sequence for this particular test
  virtual task run phase (uvm phase phase);
    my_seq m_seq = my_seq::type_id::create ("m_seq");
    super.run_phase(phase);
    phase.raise_objection (this);
    m_seq.start (m_env.seqr);
   phase.drop objection (this);
   endtask
endclass.
```

#### **Derivative Tests**

```
// Build a derivative test that launches a different sequence
// base test <- dv wr rd register test
class dv wr rd register test extends base test;
    `uvm component utils (dv wr rd register test)
    function new(string name = "dv wr rd register test");
        super.new(name);
    endfunction
    // Start a different sequence for this test
    virtual task run phase(uvm phase phase);
        wr rd reg seq  m wr rd reg seq = wr rd reg seq::type id::create("m wr rd reg seq");
        super.run phase(phase);
        phase.raise_objection(this);
        m_wr_rd_reg_seq.start(m_env.seqr);
        phase.drop objection(this);
    endtask.
endclass.
```

#### **Derivative Tests**

```
// Build a derivative test that builds a different configuration
// base test <- dv wr rd register test <- dv cfg1 wr rd register test
class dv cfg1 wr rd register test extends dv wr rd register test;
    `uvm component utils (dv cfg1 wr rd register test)
   function new(string name = "dv cfg1 wr rd register test");
        super.new(name);
    endfunction.
   // First calls base test build phase which sets m cfg0.active to ACTIVE
   // and then here it reconfigures it to PASSIVE
   virtual function void build phase(uvm phase phase);
        super.build phase(phase);
        m cfg0.active = UVM PASSIVE;
   endfunction
endclass.
```

## **UVM Testbench Top**

 Testbench top is the module that connects the DUT and the Verification environment components.

- It contains:
  - DUT instance
  - Interface instance
  - run\_test method
  - Virtual interface set\_config\_db
  - Clock and reset generation logic
  - Wave dump logic

```
module tb top;
   import uvm pkg::*;
  // Complex testbenches will have multiple clocks and hence multiple clock
  // generator modules that will be instantiated elsewhere
  // For simple designs, it can be put into testbench top
   bit clk;
   always #10 clk <= ~clk;
  // Instantiate the Interface and pass it to Design
   dut if
                dut if1 (clk);
   dut wrapper dut wr0 (. if (dut if1));
  // At start of simulation, set the interface handle as a config object in UVM
  // database. This IF handle can be retrieved in the test using the get() method
  // run test () accepts the test name as argument. In this case, base test will
  // be run for simulation
   initial begin
     uvm config db #(virtual dut if)::set (null, "uvm test top", "dut if", dut if1);
     run_test ("base test");
   end
  // Multiple EDA tools have different system task calls to specify and dump waveform
  // in a given format or path. Some do not need anything to be placed in the testbench
  // top module. Lets just dump a very generic waveform dump file in *.vcd format
   initial begin
        $dumpvars;
       $dumpfile("dump.vcd");
   end
endmodule
```

# **UVM Class diagram - Review**

