
## VERIFICATION

#### Contents

- Introduction
- Introduction to Verification
  - Describe Verification
- Verification Approaches
  - Identify differences between
    - Verification approaches
    - Testing and verification

# ASIC Design Flow



# Familiar Bugs!

- Pentium FDIV bug
  - Affecting the floating-point unit
- Therac-25
  - Computer-controlled radiation therapy machine


# Verification


- Verification is a process used to demonstrate that the intent of a design is preserved in its implementation.
  - Verification is not a testbench, nor is it a series of testbenches.

#### Reference


- The Profession of Verification by Paul Wilcox
- Writing Testbenches using System Verilog by Janick Bergeron


- Every Development team faces Verification issues due to
  - a. Size or number of designs
  - b. Complexity of the design
  - c. Verification Process being used
- Verification teams continually attempt to address these issues to find new problems that may arise.
- These new problems can be more complex than original ones






The bug rate is linearly proportional to the number of lines of structural RTL code in each design





# Verification Challenges - Methodology



• Almost every issue in verification can be placed in one of the three categories

a. Missed bugs

b. Lack of Time

c. Lack of resources


- Greater effort required than the design itself
  - Multi-million ASICs & FPGA
  - System-On-Chip
  - Reusable IPs
- A time consuming process
  - Use of tools and methodologies reduce the verification time
  - Write and debug testbenches in parallel with the design implementation
  - Use of higher abstraction levels reduces control over low level details
- Must accommodate transition between higher and lower level of abstraction
- Use of automation
  - Variety of functions, interfaces, protocols and transformations
  - Randomization


### Missed Bugs

- The highest priority for verification teams has always been to find bugs
- The farther down the supply chain a bug is found, the more costly it is
- Most common sources of functional bugs found in silicon are
  - a. Design errors
  - b. Incorrect or incomplete specifications
  - c. Changing specifications

#### Lack of Time

- Time to market pressures forces the completion of IC development in less time.
- Size and complexity of designs continue to increase
- "when are we done??"
- Verifying large complex designs is an exercise in risk management
- But teams usually know when they are not done





Finding 98% of the bugs – normal process

Finding remaining 2% (or tough bugs) is

a. Partly an art

b. Partly luck and lots of hard work

#### Lack of resources

Given enough time and resources, most verification teams can meet their goals


#### • Resources:

- Experienced verification engineer hard to find
- Specialists + inexperienced = inefficiency
- S/W licenses and verification tools are costly
- Tools often will have narrow focus
- Verification reuse write once and use often


## Basic V design

- Verification should be separate task
- Verification requires a different mind set than implementation
- Separation results in improved efficiency and quality of results (QOR)

# Basic V design an Test Process



# Modified V design and Test process




# Verification Approach

-Reference: Writing Testbenches using SystemVerilog

#### **TESTBENCH**

- Simulation code used to create a predetermined input sequence to a design, then optionally to observe the response.
- Implemented using SystemVerilog, may also include external data files or C routines.



- Provides inputs to the design and watches any outputs
- Completely a closed system no inputs or outputs go in or out
  - Challenge is to determine input patterns to supply and the expected output

## What is being verified?

- → Transformation Process: Specification -> Interpretation -> RTL Code
- Formal Verification Equivalence Checking & Property Checking
  - Verifying the properties of design using assertions
- Functional Verification Verifying the functionality of the design
- Rule Checkers Linting

## Testing v/s Verification

Purpose of the Testing is to verify that the design was manufactured correctly.

- Scan-Based Testing
- Purpose of the Verification is to ensure that a design meets its functional intent.