<u>About</u>

PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core. It is written in Verilog.


PicoRV32 is free and open hardware licensed under the ISC license.

This CPU is meant to be used as auxiliary processor in FPGA designs and ASICs. Due to its **high fmax** it can be integrated in most existing designs without crossing clock domains. When operated on a lower frequency, it will have a lot of timing slack and thus can be added to a design without compromising timing closure.

The Core exists in 3 variations: -

- 1. picorv32: a simple native memory interface, that is easy to use in simple environments for simple applications.
- 2. picorv32_axi: provides an AXI-4 Lite Master interface that can easily be integrated with existing systems that are already using the Advance eXtensible Interface(AXI) standard.
- 3. Picorv32_wb: provides a wishbone master interface.

Apart from the main core, there exists a separate core picorv32_axi_adapter to bridge between the native memory interface and AXI4. This core can be used to create custom cores that include one or more PicoRV32 cores together with local RAM, ROM, and memory-mapped peripherals, communicating with each other using the native interface, and communicating with the outside world via AXI4.



The Picorv32 is optimized for size and f_{max} and not for performance. However, this can be changed by making necessary changes to the module parameters.

```
parameter [ 0:0] ENABLE COUNTERS = 1,
parameter [ 0:0] ENABLE COUNTERS64 = 1,
parameter [ 0:0] ENABLE REGS 16 31 = 1,
parameter [ 0:0] ENABLE REGS DUALPORT = 1,
parameter [ 0:0] LATCHED MEM RDATA = 0,
parameter [ 0:0] TWO STAGE SHIFT = 1,
parameter [ 0:0] BARREL SHIFTER = 0,
parameter [ 0:0] TWO CYCLE COMPARE = 0,
parameter [ 0:0] TWO CYCLE ALU = 0,
parameter [ 0:0] COMPRESSED ISA = 0,
parameter [ 0:0] CATCH MISALIGN = 1,
parameter [ 0:0] CATCH ILLINSN = 1,
parameter [ 0:0] ENABLE PCPI = 0,
parameter [ 0:0] ENABLE MUL = 0,
parameter [ 0:0] ENABLE FAST MUL = 0,
parameter [ 0:0] ENABLE DIV = 0,
parameter [ 0:0] ENABLE IRQ = 0,
parameter [ 0:0] ENABLE IRQ QREGS = 1,
parameter [ 0:0] ENABLE IRQ TIMER = 1,
parameter [ 0:0] ENABLE TRACE = 0,
parameter [ 0:0] REGS INIT ZERO = 0,
parameter [31:0] MASKED IRQ = 32'h 0000 0000,
parameter [31:0] LATCHED IRQ = 32'h ffff ffff,
parameter [31:0] PROGADDR RESET = 32'h 0000 0000,
parameter [31:0] PROGADDR IRQ = 32'h 0000 0010,
parameter [31:0] STACKADDR = 32'h ffff ffff
```

IRQ Handling

The IRQ handling features in PicoRV32 do not follow the RISC-V Privileged ISA specification. Instead a small set of very simple custom instructions is used to implement IRQ handling with minimal hardware overhead.

The following custom instructions are only supported when IRQs are enabled via the ENABLE_IRQ parameter. By Default ENABLE_IRQ=0

The PicoRV32 core has a built-in interrupt controller with 32 interrupt inputs. An interrupt can be triggered by asserting the corresponding bit in the 'irq' input of the core.

When the interrupt handler is started, the 'eoi' End Of Interrupt (EOI) signals for the handled interrupts go high. The eoi signals go low again when the interrupt handler returns.

The IRQs 0-2 can be triggered internally by the following built-in interrupt sources:

- IRQ 0: Timer Interrupt
- IRQ 1: EBREAK/ECALL or Illegal Instruction
- IRQ 2: Bus Error (Unaligned Memory Access)

This interrupts can also be triggered by external sources, like the PCPI.

The core has 4 additional 32-bit registers q0, q1, q2 and q3 that are used for IRQ handling.

When the IRQ handler is called, the register q0 contains the return address and q1 contains a bitmask of all IRQs to be handled.

Registers q2 and q3 are uninitialized and can be used as temporary storage when saving/restoring register values in the IRQ handler.

getq rd, qs

This instruction copies the value from a q-register to a general-purpose register.

Ex: getq x5, q2

setq qd, rs

This instruction copies the value from a general-purpose register to a q-register.

Ex: setq q2, x5

retirq

Return from interrupt. This instruction copies the value from q0 to the program counter and re-enables interrupts.

Ex: retirq

maskirq

The "IRQ Mask" register contains a bitmask of masked (disabled) interrupts. This instruction writes a new value to the irq mask register and reads the old value.

Ex: maskirq x1, x2

waitirg

Pause execution until an interrupt becomes pending. The bitmask of pending IRQs is written to rd.

Ex: waitirg x1

timer

Reset the timer counter to a new value. The counter counts down clock cycles and triggers the timer interrupt when transitioning from 1 to 0. Setting the counter to zero disables the timer. The old value of the counter is written to rd. Ex: timer x1, x2

The processor starts with all interrupts disabled. An illegal instruction or bus error while the illegal instruction or bus error interrupt is disabled will cause the processor to halt.

PicoRV32 Native Memory Interface

The native memory interface of PicoRV32 is a simple valid-ready interface that can run one memory transfer at a time.

```
output reg mem_valid,
output reg mem_instr,
input mem_ready,

output reg [31:0] mem_addr,
output reg [31:0] mem_wdata,
output reg [3:0] mem_wstrb,
input [31:0] mem_rdata,
```

mem_rdata	I/P	32	stores the instruction read from memory	
mem_ready	I/P	1	indicates that memory is ready to perform a	
			transaction	
mem_valid	O/P	1	indicates that memory access is valid	
mem_instr	O/P	1	indicates whether the current memory trans-	
			action is an instruction fetch or a data access	
mem_addr	O/P	32	contains the address of the current memory	
			transaction	
mem_wdata	O/P	32	contains data to be written in memory in a	
			store operation	
mem_wstrb	O/P	4	a write strobe indicating which bytes of 32-	
			bit word to be written to memory	

```
wstrb = 0000 no write

wstrb = 1111 write 32 bits

wstrb = 1100 write upper 16 bits

wstrb = 0011 write lower 16 bits

wstrb = 1000 write 1st byte [MSB]

wstrb = 0100 write 2nd byte

wstrb = 0010 write 3rd byte

wstrb = 0001 write 4th byte [LSB]
```

The core initiates a memory transfer by asserting mem_valid.

If the memory transfer is an instruction fetch, the core asserts mem_instr.

All core outputs are stable over the mem_valid period.

Read Transfer

In a read transfer mem_wstrb has the value 0 and mem_wdata is unused.

The memory reads the address mem_addr and makes the read value available on mem_rdata in the cycle mem_ready is high.

There is no need for an external wait cycle. The memory read can be implemented asynchronously with mem_ready going high in the same cycle as mem valid, or mem ready being tied to constant 1.

Write Transfer

In a write transfer mem_wstrb != 0 and mem_rdata is unused.

The memory write the data at mem_wdata to the address mem_addr and acknowledges the transfer by asserting mem_ready.

There is no need for an external wait cycle. The memory can acknowledge the write immediately with mem_ready going high in the same cycle as mem_valid, or mem_ready being tied to constant 1.

```
line 378 & 379:
wire mem done = [resetn] &&
[(mem xfer && |mem state && (mem do rinst || mem do rdata || mem do wdata)) ||
(&mem state && mem do rinst)] &&
[(!mem la firstword || (~&mem rdata latched[1:0] && mem xfer))];
// |mem state is bit wise OR of mem state bits, TRUE when any one the two bits are
1 (TRUE)
// &mem state is bit wise AND of mem state bits, TRUE only when mem state = 2'b11
i.e. when both bits are TRUE
line 399:
            last mem valid <= mem valid && !mem ready;</pre>
line 405 to 429:
case (mem wordsize)
            0: begin
                mem la wdata = reg op2;
                mem la wstrb = 4'b1111; // write 32 bits
                mem rdata word = mem rdata;
            end
            1: begin
                mem la wdata = \{2\{\text{reg op2}[15:0]\}\};
            // replicates lower 16-bit to the upper 16-bit to form complete 32-bit
                mem la wstrb = reg op1[1] ? 4'b1100 : 4'b0011;
                case (reg op1[1])
                     1'b0: mem rdata word = {16'b0, mem rdata[15: 0]};
                     1'b1: mem rdata word = {16'b0, mem rdata[31:16]};
                endcase
            end
            2: begin
                mem la wdata = \{4\{\text{reg op2}[7:0]\}\};
                mem la wstrb = 4'b0001 << reg op1[1:0];
                case (reg op1[1:0])
                     2'b00: mem rdata word = {24'b0, mem rdata[ 7: 0]};
                     2'b01: mem rdata word = {24'b0, mem rdata[15: 8]};
                     2'b10: mem rdata word = {24'b0, mem rdata[23:16]};
                     2'b11: mem rdata word = {24'b0, mem rdata[31:24]};
                endcase
            end
        endcase
```

Memory Interface FSM

line 583 to 638:

```
case (mem state)
      0: begin
            if (mem_do_prefetch || mem_do_rinst || mem_do_rdata) begin
                   mem valid <= !mem la use prefetched high word;</pre>
                   mem instr <= mem do prefetch || mem do rinst;</pre>
                   mem wstrb <= 0;</pre>
                   mem state <= 1;</pre>
            end
            if (mem do wdata) begin
                   mem valid <= 1;</pre>
                   mem instr <= 0;</pre>
                   mem state <= 2;</pre>
            end
        end
       1: begin
             `assert(mem wstrb == 0);
             `assert(mem do prefetch || mem do rinst || mem do rdata);
            `assert(mem valid == !mem la use prefetched high word);
             `assert(mem instr == (mem do prefetch || mem do rinst));
            if (mem xfer) begin
                   if (COMPRESSED ISA && mem la read) begin
                         mem valid <= 1;</pre>
                         mem la secondword <= 1;</pre>
                         if (!mem la use prefetched high word)
                               mem 16bit buffer <= mem rdata[31:16];</pre>
                         end
                         else begin
                               mem valid <= 0;</pre>
                               mem la secondword <= 0;</pre>
                               if (COMPRESSED ISA && !mem do rdata) begin
                                   if (~&mem rdata[1:0] || mem la secondword) begin
                                        mem 16bit buffer <= mem rdata[31:16];</pre>
                                        prefetched high word <= 1;</pre>
                                   end else begin
                                        prefetched high word <= 0;</pre>
                                   end
                               end
                          mem state <= mem do rinst || mem do rdata ? 0 : 3;</pre>
                          end
                     end
               end
```

```
2: begin
                      `assert(mem wstrb != 0);
                      `assert(mem do wdata);
                     if (mem xfer) begin
                            mem valid <= 0;</pre>
                             mem state <= 0;</pre>
                     end
              end
             3: begin
                      `assert(mem wstrb == 0);
                      `assert(mem do prefetch);
                     if (mem do rinst) begin
                            mem state <= 0;</pre>
                     end
                end
           endcase
State 0
If Read operation (i.e. mem do prefetch OR mem do rdata OR mem do inst)
       mem_inst = mem_do_prefetch OR mem_do_rinst
       mem_wstrb = 0 (no write)
       go to mem state = 1
If Write operation (i.e. mem_do_wdata)
       mem_valid = 1
then,
       mem_inst = 0
       go to mem state = 2
State 1
prefetching of high word takes place in this state
If Memory Transfer operation (i.e. mem_xfer)
State 2
assert mem_wstrb = 4'b1111 (write 32 bits)
assert mem_do_wdata
go to state 0 if memory transfer operation (mem_xfer = 1)
State 3
assert mem_wstrb = 0 (no write)
assert mem_do_prefetch = 1
go to state 0 if mem_do_rinst = 1
```

Architecture

Main State Machine

The main state machine has 8 states, each state signified by a unique 8-bit code (hot-one encoding)

```
localparam cpu_state_trap = 8'b10000000; //Synchronous interrupt for illegal
instruction [hex=80]
localparam cpu_state_fetch = 8'b01000000; // instruction fetch from instruction
decoder for scheduling and execution [hex=40]
localparam cpu_state_ld_rs1 = 8'b00100000; // dual port register file for smaller
core [hex=20]
localparam cpu_state_ld_rs2 = 8'b00010000; // single port register file for
better performance [hex=10]
localparam cpu_state_exec = 8'b00001000; // for instructions other than
Shift/Load/Store [hex=08]
localparam cpu_state_shift = 8'b000000100; // for Shift instructions [hex=04]
localparam cpu_state_stmem = 8'b000000010; // for Store instructions [hex=02]
localparam cpu_state_ldmem = 8'b000000001; // for Load instructions [hex=01]
```

ALU Operations in the Main State machine: -

- 1. Addition, Subtraction
- 2. Equality
- 3. Less Than Signed/Unsigned
- 4. Logical Left Shift
- 5. Arithmetic Right Shift

```
always @* begin //SINGLE CYCLE ALU Operations
    alu_add_sub = instr_sub ? reg_op1 - reg_op2 : reg_op1 + reg_op2; //ADD_SUB
    alu_eq = reg_op1 == reg_op2; // COMPARE EQUALITY
    alu_lts = $signed(reg_op1) < $signed(reg_op2); //SIGNED COMPARE LESS THAN
    alu_ltu = reg_op1 < reg_op2; // UNSIGNED COMPARE LESS THAN
    alu_sh1 = reg_op1 << reg_op2[4:0]; //LOGICAL LEFT SHIFT (w.k.t only applicable to unsigned)
    alu_shr = $signed({instr_sra || instr_srai ? reg_op1[31] : 1'b0, reg_op1}) >>> reg_op2[4:0]; // ARITH RIGHT SHIFT (w.k.t only applicable to signed)
end
```

TWO CYCLE ALU adds an additional Flip-Flop to improve timing(synch) at the cost of an additional clock cycle.

```
By Default, TWO_CYCLE_ALU = 0
```

For a given instruction from the instruction decoder, the output from the ALU is stored in alu out 0 or alu out.

Instructions from the instruction decoder are separated into set of two.

```
//INSTRUCTION SET 1
alu out 0 = bx;
(* parallel case, full case *)
case (1'b1)
      instr beq: //branch if equal to
          alu out 0 = alu eq;
      instr bne: //branch if not equal to
          alu out 0 = !alu eq;
      instr bge: //branch if greater or equal
          alu out 0 = !alu lts;
      instr bgeu: //branch if greater or equal (unsigned)
          alu out 0 = !alu ltu;
     is slti blt slt && (!TWO CYCLE COMPARE ||
     !{instr beq,instr bne,instr bge,instr bgeu}): //less than signed
          alu out 0 = alu lts;
     is sltiu bltu sltu && (!TWO CYCLE COMPARE ||
     !{instr beq,instr bne,instr bge,instr bgeu}): //less than unsigned
          alu out 0 = alu ltu;
endcase
// INSTRUCTION SET 2
alu out = 'bx;
(* parallel case, full case *)
case (1'b1)
     is lui auipc jal jalr addi add sub:
           alu out = alu add sub;
     is compare:
           alu out = alu out 0;
      instr xori || instr xor: //xor operation
           alu out = reg op1 ^ reg op2;
      instr ori || instr or: //or operation
           alu out = reg op1 | reg op2;
      instr andi || instr and: //and operation
           alu out = reg op1 & reg op2;
      BARREL SHIFTER && (instr sll || instr slli): //not active currently because
     BARREL SHIFTER=0
           alu out = alu shl;
      BARREL SHIFTER && (instr srl || instr srli || instr sra || instr srai): //not
     active currently because BARREL SHIFTER=0
           alu out = alu shr;
  endcase
```

count_cycle


end


count cycle can be very useful to check how many clock cycles have passed. resets to 0 when resetn=0

```
if (ENABLE COUNTERS) begin
              count cycle <= resetn ? count cycle + 1 : 0;</pre>
              if (!ENABLE_COUNTERS64) count_cycle[63:32] <= 0;</pre>
         end
count_instr
keeps the count of instructions
if (ENABLE COUNTERS) begin
                             count instr <= count instr + 1;</pre>
                             if (!ENABLE COUNTERS64) count instr[63:32] <= 0;</pre>
// keeps the count of instructions
resetn
Active Low signal.
if (!resetn) begin //everything reseting to the given default values when resetn = 0
       reg pc <= PROGADDR RESET;</pre>
       reg next pc <= PROGADDR RESET;</pre>
       if (ENABLE COUNTERS)
            count instr <= 0;</pre>
       latched store <= 0;</pre>
       latched stalu <= 0;</pre>
       latched branch <= 0;</pre>
       latched trace <= 0;</pre>
       latched is lu <= 0;</pre>
       latched is lh <= 0;</pre>
       latched is lb <= 0;</pre>
       pcpi valid <= 0;</pre>
       pcpi timeout <= 0;</pre>
       irq active <= 0;</pre>
       irq delay <= 0;</pre>
       irq mask <= \sim 0;
       next irq pending = 0;
       irq state <= 0;</pre>
       eoi <= 0;
       timer \leq 0;
       if (~STACKADDR) begin
            latched store <= 1;</pre>
            latched rd <= 2;</pre>
            reg out <= STACKADDR;</pre>
       end
       cpu state <= cpu state fetch;</pre>
```

When resetn = 0, the state is set to FETCH. This implies that the default state of the processor is "FETCH".

Main State Machine FSM





State Descriptions

1. Trap

Unwanted state. Illegal instruction encountered.

2. Fetch

```
mem_do_rinst <= !decoder_trigger && !do_waitirq;
// instruction is read from the memory only when decoder_trigger=0 &&
do_waitirq=0, i.e. instruction is read only when no decoding or irq wait
mem_wordsize <= 0;</pre>
```

state change FETCH --> LD_RS1 is signaled when decoder_trigger is activated

```
if (decoder_trigger) begin
    if (instr_jal) begin

        mem_do_rinst <= 1;
        reg_next_pc <= current_pc + decoded_imm_j;
        latched_branch <= 1;
        end

        mem_do_rinst <= 0;
        mem_do_prefetch <= !instr_jalr && !instr_retirq; //mem prefetch operation
        except for retirq and jalr(jump and link register) instructions
        cpu_state <= cpu_state_ld_rs1; //signals state change from fetch to ld_rs1
end</pre>
```

3. LD RS1

```
If DUAL PORT
      If Asynch interrupt, FETCH state to retry, else, TRAP
If not DUAL PORT
      LD_RS2 state
if (ENABLE REGS DUALPORT) begin
      if (CATCH ILLINSN && (pcpi timeout || instr ecall ebreak)) begin
            if (ENABLE IRQ && !irq mask[irq ebreak] && !irq active) begin
                  next irq pending[irq ebreak] = 1;
                  cpu state <= cpu state fetch;
                  //asynch interrupt, retry to get correct instruction from fetch
               end
            else
                cpu state <= cpu state trap; // failed, trap state
      end
else begin
      cpu state <= cpu state ld rs2;</pre>
      //if dual port not supported go to LD RS2 state
  end
```

State transition from LD_RS1 according to current instruction from FETCH read from instruction decoder.

```
is rdcycle rdcycleh rdinstr rdinstrh --> FETCH
is lui auipc jal --> EXEC
instr getq --> FETCH
instr setq --> FETCH
instr retirq --> FETCH
instr maskirq --> FETCH
instr timer --> FETCH
is lb lh lw lbu lhu --> LDMEM
is slli srli srai --> SHIFT
is jalr addi slti sltiu xori ori andi --> EXEC
is sb sh sw --> STMEM
is sll srl sra --> SHIFT
** by default state goes to EXEC if dual-port is supported
** if no dual port support by default from LD RS1 state goes to LD RS2
```

4. EXEC

in EXEC state latched_store and latched_brach keeps the ALU value computed at line #1254 in alu_out_0.

```
if (is_beq_bne_blt_bge_bltu_bgeu) begin
    latched_rd <= 0;
    latched_store <= TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0;
    latched_branch <= TWO_CYCLE_COMPARE ? alu_out_0_q : alu_out_0;
    if (mem_done)
        cpu_state <= cpu_state_fetch;
        // on completion of operation of EXEC state state moves to FETCH state
end</pre>
```

5. SHIFT

reg_sh keeps the count how many shifts have to be done.

When reg_sh =0, state moves to FETCH state

```
if (reg_sh == 0) begin
    reg_out <= reg_op1;
    mem_do_rinst <= mem_do_prefetch;
    cpu_state <= cpu_state_fetch;
end

case (1'b1) //shift operations
    instr_slli || instr_sll: reg_op1 <= reg_op1 << 1;
    instr_srli || instr_srl: reg_op1 <= reg_op1 >> 1;
    instr_srai || instr_sra: reg_op1 <= $signed(reg_op1) >>> 1;
endcase
reg_sh <= reg_sh - 1;</pre>
```

6. ST_MEM

no other memory operation for ST_MEM state operation

when no other memory operation or ST_MEM operation state goes to FETCH state

```
if (!mem do prefetch || mem done) begin
      if (!mem do wdata) begin
        (* parallel case, full case *)
            case (1'b1)
                   instr sb: mem wordsize <= 2;</pre>
                   instr sh: mem wordsize <= 1;</pre>
                   instr sw: mem wordsize <= 0;</pre>
            endcase
            reg op1 <= reg op1 + decoded imm;</pre>
            set mem do wdata = 1;
       end
 if (!mem do prefetch && mem done) begin
      cpu state <= cpu state fetch;
      decoder trigger <= 1;</pre>
      decoder pseudo trigger <= 1;</pre>
 end
```

7. LD_MEM

no other memory operation for LD_MEM state operation

when no other memory operation or LD_MEM operation state goes to FETCH state

```
if (!mem do prefetch || mem done) begin
      if (!mem do rdata) begin
             (* parallel case, full case *)
             case (1'b1)
                   instr lb || instr lbu: mem wordsize <= 2;</pre>
                   instr lh || instr lhu: mem wordsize <= 1;</pre>
                   instr lw: mem wordsize <= 0;</pre>
            endcase
            latched_is_lu <= is_lbu_lhu_lw;</pre>
            latched is lh <= instr lh;</pre>
            latched is lb <= instr lb;</pre>
            reg op1 <= reg op1 + decoded imm;</pre>
             set mem do rdata = 1;
if (!mem do prefetch && mem done) begin
 (* parallel case, full case *)
      case (1'b1)
             latched is lu: reg out <= mem rdata word;</pre>
             latched is lh: reg out <= $signed(mem rdata word[15:0]);</pre>
             latched is lb: reg out <= $signed(mem rdata word[7:0]);</pre>
      endcase
      decoder trigger <= 1;</pre>
      decoder pseudo trigger <= 1;</pre>
      cpu_state <= cpu_state_fetch;</pre>
 end
```

INSTRUCTION DECODER:-

Initially all the instructions are declared using reg kind of data type and followed by, there is also declaring of registers for storing the addresses of rs1, rs2 (source registers) and rd (destination register) which of are 5-bit length and immediate register of 32-bit size.

Variables like decoder_trigger which is dependent on mem_do_rinst (which indicates if a read instruction operation is requested) and mem_done, will get activated when both are high.

There is a D flip-flop and the input is decoder_trigger the output is decoder_trigger_q ,it means decoder_trigger_q will get the last state decoder_trigger.

In the next step same set of instruction types are merged together because of their common kind of decoding pattern like

- 1. U, J type with "is_lui_auipc_jal"
- 2. Load type of instructions in "is lb lh lw lbu lhu";
- 3. Store type of instructions in "is_sb_sh_sw "
- 4. R-type shifting are merged in is sll srl sra
- 5. Whole R-type are merged in "is_alu_reg_imm", is_alu_reg_reg"

So later we would see in other stage, what will be the advantage of clubbing them together like for storing the decoded source and destination addresses because of common type of ISA.

```
// Instruction Decoder
reg instr lui, instr auipc, instr jal, instr jalr;
reg instr beq, instr bne, instr blt, instr bge, instr bltu, instr bgeu;
reg instr_lb,instr_lh,instr_lw,instr_lbu,instr_lhu,instr_sb,instr_sh,instr_sw;
reg instr_addi, instr_slti, instr_sltiu, instr_xori, instr_ori, instr_andi, instr_slli,
instr_srli, instr_srai;
reg instr add, instr_sub, instr_sll, instr_slt, instr_sltu, instr_xor, instr_srl, instr_sra,
instr_or, instr_and;
reg instr_rdcycle, instr_rdcycleh, instr_rdinstr, instr_rdinstrh, instr_ecall_ebreak;
reg instr_getq,instr_setq,instr_retirq,instr_maskirq,instr_waitirq,instr_timer
wire instr trap;
reg [regindex bits-1:0] decoded rd, decoded rs1, decoded rs2;
reg [31:0] decoded imm, decoded imm j;
reg decoder_trigger;
reg decoder_trigger_q;
reg decoder_pseudo_trigger;
reg decoder_pseudo_trigger_q;
reg compressed instr;
reg is lui auipc jal;
reg is_lb_lh_lw_lbu_lhu;
reg is_slli_srli_srai;
reg is jalr addi slti sltiu xori ori andi;
reg is_sb_sh_sw;
reg is sll srl sra;
reg is_lui_auipc_jal_jalr_addi_add_sub;
reg is_slti_blt_slt;
reg is sltiu bltu sltu;
reg is_beq_bne_blt_bge_bltu_bgeu;
```

```
reg is_lbu_lhu_lw;
reg is_alu_reg_imm;
reg is_alu_reg_reg;
reg is_compare;
```

And instruction trap which gets enabled when none of the instruction is currently executing and when one of the CATCH_ILLINSN (Set this to 0 to disable the circuitry for catching illegal instructions), WITH_PCPI becomes high.

And note that there are some user defined instructions along with picorv32 Instruction set.

And new_ascii_instr reg stores the string of whatever instruction type that got activated.

Exact decoding part:-

Here in this procedural block during posedge of the clock, the common merged instruction set will be enabled if any of that instruction type from the set gets active so that in later decoding stage using this common merged instruction set, addresses of decoded rs1, rs2, rd will get fetched.

And here on, there are simply two loops, which would explain us:-

To identify which instruction that is going to execute, this loop is defined.

```
If (mem_do_rinst && mem_done) begin
...
end
```

Here decoding of opcode (identify the instruction) and rs1, rs2, rd, imm progression occurs in this block of the code. Which is based on one reg called mem rdata latched.

So here in the first kind of instructions like U-type and J-type, if they are going to execute will get identified with the individual matching of each of them to first 7 lsb bits of mem rdata latched.

And other instruction types like load, store and R-type, merged instruction set is used for matching so in the next loop, decoding of specified instruction amongst them will be done.

In this loop only for those instructions which are not compressed the decoded rs1, rs2 and rd are fetched. Proper ISA along with opcode and operand addresses are being mentioned below.

mem rdata latched (ISA):-

31 2	5 24 20	19 15	14 12	11 7	6 0	
opcode	rs2	rs1	opcode	rd	opcode	l

```
always @(posedge clk) begin
is_lui_auipc_jal <= |{instr_lui, instr_auipc, instr_jal};</pre>
is lui auipc jal jalr addi add sub <= |{instr lui, instr auipc, instr jal, instr jalr,
instr addi, instr add, instr sub};
is_slti_blt_slt <= |{instr_slti, instr_blt, instr_slt};</pre>
is_sltiu_bltu_sltu <= |{instr_sltiu, instr_bltu, instr_sltu};</pre>
is lbu lhu lw <= |{instr lbu, instr lhu, instr lw};
is_compare <= |{is_beq_bne_blt_bge_bltu_bgeu, instr_slti, instr_slt, instr_sltiu,
instr_sltu};
if (mem do rinst && mem done) begin
      instr lui <= mem rdata latched[6:0] == 7'b0110111;</pre>
      instr_auipc <= mem_rdata_latched[6:0] == 7'b0010111;</pre>
     mem rdata latched[14:12] == 3'b000;
      instr retirq <= mem rdata latched[6:0] == 7'b0001011 &&</pre>
                     mem rdata latched[31:25] == 7'b0000010 && ENABLE IRQ;
      instr_waitirq <= mem_rdata_latched[6:0] == 7'b0001011 &&</pre>
                      mem_rdata_latched[31:25] == 7'b0000100 && ENABLE_IRQ;
      is_beq_bne_blt_bge_bltu_bgeu <= mem_rdata_latched[6:0] == 7'b1100011;</pre>
     is_sb_sh_sw
     is_alu_reg_imm
                               <= mem_rdata_latched[6:0] == 7'b0010011;</pre>
                      <= mem rdata latched[6:0] == 7'b0110011;</pre>
     is alu reg reg
     { decoded imm j[31:20], decoded imm j[10:1], decoded imm j[11], decoded imm j[19:12],
decoded_imm_j[0] } <= $signed({mem_rdata_latched[31:12], 1'b0});</pre>
      decoded rd <= mem rdata latched[11:7];</pre>
      decoded_rs1 <= mem_rdata_latched[19:15];</pre>
      decoded_rs2 <= mem_rdata_latched[24:20];</pre>
```

And there is a separate loop defined for compressed instructions inside this if loop only, and this is activated by COMPRESSED ISA signal. Entering into the loop, decoded rd, rs1, rs2 are initialized to "0".

So here there is Quadrant division by using case statement on first 2 lsb bits of mem_rdata_latched, which is same as in memory interface for mem_rdata_q using mem_rdata_latched.

Inside every case statement of this another case statements are defined by taking the mem_rdata_latched [15:13] bits so that separate decoding process can be defined for each of the instruction set of different addressing modes.

Like here in this quadrant 0 for Load, so if that case got satisfied then the common merged instruction type (is_lb_lh_lw_lbu_lhu) will get enable first and then here as we know that in the load instruction there will be rs1 and rd required so here decoded_rs1 and decoded_rs2 will get decoded again using mem_rdata_latched [9:7], [4:2] (this might be different instruction type decoding)

Similarly for store instruction first is_sb_sh_sw will get enabled and we need rs1 and rs2 so here decoded_rs1, decoded_rs2 will get decoded and get the addresses of two source registers.

```
if (COMPRESSED ISA && mem rdata latched[1:0] != 2'b11) begin
compressed instr <= 1;</pre>
decoded rd <= 0;</pre>
decoded rs1 <= 0;
decoded_rs2 <= 0;</pre>
{decoded_imm_j[31:11],decoded_imm_j[4],decoded_imm_j[9:8],decoded_imm_j[10],
decoded imm j[6],decoded imm j[7],decoded imm j[3:1],decoded imm j[5],
decoded_imm_j[0] } <= $signed({mem_rdata_latched[12:2], 1'b0});</pre>
 case (mem rdata latched[1:0])
      2'b00: begin // Quadrant 0
              case (mem_rdata_latched[15:13])
              3'b000: begin // C.ADDI4SPN
             is alu reg imm <= |mem rdata latched[12:5];
             decoded rs1 <= 2;</pre>
             decoded rd <= 8 + mem rdata latched[4:2];</pre>
              3'b010: begin // C.LW
              is 1b 1h 1w 1bu 1hu <= 1;
              decoded_rs1 <= 8 + mem_rdata_latched[9:7];</pre>
              decoded rd <= 8 + mem rdata latched[4:2];</pre>
             end
              3'b110: begin // C.SW
              is_sb_sh_sw <= 1;
                decoded_rs1 <= 8 + mem_rdata_latched[9:7];</pre>
                decoded_rs2 <= 8 + mem_rdata_latched[4:2];</pre>
             end
              endcase
             end
              2'b01: begin // Quadrant 1
              case (mem rdata latched[15:13])
                     3'b000: begin // C.NOP / C.ADDI
                    is_alu_reg_imm <= 1;</pre>
                    decoded rd <= mem rdata latched[11:7];</pre>
                    decoded_rs1 <= mem_rdata_latched[11:7];</pre>
                    end
                     3'b001: begin // C.JAL
                    instr jal <= 1;</pre>
                    decoded rd <= 1;</pre>
                    end
                     3'b 010: begin // C.LI
                    is_alu_reg_imm <= 1;</pre>
```

```
decoded_rd <= mem_rdata_latched[11:7];
  decoded_rs1 <= 0;
  end
    3'b 011: begin
    if (mem_rdata_latched[12] || mem_rdata_latched[6:2]) begin
    if (mem_rdata_latched[11:7] == 2) begin // C.ADDI16SP
    is_alu_reg_imm <= 1;
    decoded_rd <= mem_rdata_latched[11:7];
    decoded_rs1 <= mem_rdata_latched[11:7];
    end else begin // C.LUI
    instr_lui <= 1;
    decoded_rd <= mem_rdata_latched[11:7];
    decoded_rs1 <= 0;
    end
    end
end</pre>
```

If it is R-type or I-type then it must be alu related instruction so either is_alu_reg_imm (decoded_rs1, decoded_rd) or is_alu_reg_imm (decoded_rs1, decoded_rd, decoded_rs2) will get enabled again all through mem_rdata_latched bits. Even for shifting this is enabled but then here as there should be Shift on rs1 left or right by the number of bits specified in the least significant 5 bits of rs2 and store the result in rd 1 so here you are required to have decoded_rs1, rs2, rd.

```
3'b100: begin
if (!mem_rdata_latched[11] && !mem_rdata_latched[12]) begin // C.SRLI, C.SRAI
      is alu reg imm <= 1;
      decoded_rd <= 8 + mem_rdata_latched[9:7];</pre>
      decoded_rs1 <= 8 + mem_rdata_latched[9:7];</pre>
      decoded_rs2 <= {mem_rdata_latched[12], mem_rdata_latched[6:2]};</pre>
      if (mem rdata latched[11:10] == 2'b10) begin // C.ANDI
      is alu reg imm <= 1;
      decoded_rd <= 8 + mem_rdata_latched[9:7];</pre>
      decoded_rs1 <= 8 + mem_rdata_latched[9:7];</pre>
      end
if (mem_rdata_latched[12:10] == 3'b011) begin // C.SUB, C.XOR, C.OR, C.AND
      is_alu_reg_reg <= 1;</pre>
      decoded_rd <= 8 + mem_rdata_latched[9:7];</pre>
      decoded rs1 <= 8 + mem rdata latched[9:7];</pre>
      decoded rs2 <= 8 + mem rdata latched[4:2];</pre>
      end
      end
```

And to identify the exact executing instruction, this loop is defined.

```
if (decoder_trigger && !decoder_pseudo_trigger) begin
...
End
```

Here as mentioned for knowing the exact instruction, mem_data_q and common merged instruction register is used because in the previous loop we could analyse and decode for the common merged instruction type.

And this mem_rdata_q is redirected from the memory interface which would get yielded same using case statements on mem_rdata_latched and its same kind of case loops that we have in instruction decoded that are there in memory interface for mem_rdata_q.

So for example if exactly sh (store half) instruction is executing among all S-type like (sh, sb, sw) then instr_sh <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b001; statement will get enabled if is_sb_sh_sw will get activated from previous loop and mem_rdata_q is extra factor from which exact instruction could be known to us, so from mapping for this mem_rdata_q bits to different values, exact instruction can be decoded which serves the opcode purpose here and decoding of rs1 and rs2 and rd is already done in the previous loop.

Similarly for lw instruction instr_lw <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b010

```
if (decoder_trigger && !decoder_pseudo_trigger) begin
      pcpi insn <= WITH PCPI ? mem rdata q : 'bx;</pre>
   instr beq <= is beq bne blt bge bltu bgeu && mem rdata q[14:12] == 3'b000;
    instr bne <= is beq bne blt bge bltu bgeu && mem rdata q[14:12] == 3'b001;
   instr_blt <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b100;</pre>
   instr bge <= is beq bne blt bge bltu bgeu && mem rdata q[14:12] == 3'b101;</pre>
instr_bltu <= is_beq_bne_blt_bge_bltu_bgeu && mem_rdata_q[14:12] == 3'b110;</pre>
instr bgeu <= is beq bne blt bge bltu bgeu && mem rdata q[14:12] == 3'b111;</pre>
instr lb
            <= is lb lh lw lbu lhu && mem rdata q[14:12] == 3'b000;</pre>
instr_lh
          <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b001;</pre>
instr_lw <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b010;
instr lbu <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b100;</pre>
instr_lhu <= is_lb_lh_lw_lbu_lhu && mem_rdata_q[14:12] == 3'b101;</pre>
instr_sb
          <= is sb sh sw && mem rdata q[14:12] == 3'b000;
          <= is_sb_sh_sw && mem_rdata_q[14:12] == 3'b001;</pre>
instr sh
instr addi <= is alu reg imm && mem rdata q[14:12] == 3'b000;
instr_slti <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b010;</pre>
instr sltiu <= is alu reg imm && mem rdata q[14:12] == 3'b011;</pre>
instr_xori <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b100;</pre>
instr_ori
            <= is alu reg imm && mem rdata q[14:12] == 3'b110;</pre>
instr andi <= is alu reg imm && mem rdata q[14:12] == 3'b111;
instr slli \langle = is alu reg imm && mem rdata q[14:12] == 3'b001 &&
               mem_rdata_q[31:25] == 7'b0000000;
instr srli <= is alu reg imm && mem rdata q[14:12] == 3'b101 &&
               mem_rdata_q[31:25] == 7'b0000000;
instr_srai <= is_alu_reg_imm && mem_rdata_q[14:12] == 3'b101 &&</pre>
                mem rdata q[31:25] == 7'b0100000;
instr add \langle = is alu reg reg \&\& mem rdata q[14:12] == 3'b000 \&\&
              mem rdata q[31:25] == 7'b00000000;
```

instr_sub	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b000 &&</pre>
	mem_rdata_q[31:25] == 7'b0100000;
instr_sll	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b001 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_slt	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b010 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_sltu	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b011 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_xor	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b100 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_srl	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_sra	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b101 &&</pre>
	mem_rdata_q[31:25] == 7'b0100000;
instr_or	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b110 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;
instr_and	<pre><= is_alu_reg_reg && mem_rdata_q[14:12] == 3'b111 &&</pre>
	mem_rdata_q[31:25] == 7'b0000000;