

Keywords: CPU, microprocessor, memory, Peripherals

Introduction to (MP) Microprocessor


What is microprocessor?

The word comes from the combination of micro and processor.

- Processor means a device that processes whatever. In this context- processor means a device that processes numbers, specifically binary numbers, 0's & 1's.
- The term micro refers to the size of the processor. In early 1970's the microchip was invented. All the chips components that made up the processor were placed on a single piece of silicon. The size became several thousands times smaller and speed became several hundred times faster.

" The microprocessor is a programmable device that takes in numbers, performs on them arithmetic or logical operations according to the program stored in memory and then produces other numbers as a results."

A microprocessor based system -




Inside the microprocessor

Internally, μP is made up of

- three main units —
- ① the Arithmetic / logic unit (ALU)
 - ② the Control unit (CU)
 - ③ An array of registers for holding the data while it is being manipulated


organization of μP based system



A microprocessor can be divided into three segments —

1. ALU
2. Register Array
3. Control unit

(CPU or μP)



It is also called as central processing unit (CPU).

ALU - Area of μP where various computing functions are performed on data. It performs - arithmetic operations like add, sub, increment, decrement, and logical opⁿs like AND, OR, XOR etc.

Register Array : This portion consists of various registers used to store data temporarily during execution of a program and are accessible to programmer.

Control unit : This unit provides the necessary timing & control signals to all the operations in the ~~top~~ microcomputer. This block acts as a brain for μP system.

Microprocessor Architecture and microcomputer System

(B)
(2)

Keywords: - μP ops,
General purpose
Registers.

2015-16

All the various functions performed by the μP can be classified in three general categories -

- * μP initiated ops.
- * Internal operations
- * Peripheral (or externally initiated) ops.

① μP initiated ops -

2014-15

① Memory read (Read the data/inst. from memory)

② Mem. write - Write data/inst. into mem.

③ I/O read - Accept data from I/O device

④ I/O read - send data to I/O device.

For these ops μP needs to perform the following steps -

Step 1 - Identify the peripheral or the mem location (with its addr)

Step 2 - Transfer binary information (data/inst).


Step 3 - Provide timing and synchronization signals.

internal data o/p - (for the 8085 by)

(9)

- The internal opⁿs are —
- ① store 8 bit data
 - ② Perform arith/ logical opⁿs.
 - ③ Test for conditions.
 - ④ sequence of execution of inst.
 - ⑤ store data temporarily during execution in the defined R/W mem. locations called stack.

To perform these opⁿs, the μp requires registers, ALU and control unit and internal buses.



→ The 8085 program is
— by —

2000	06	MVI B, 78H
2001	78	
2002	3E	MVI A, F2H
2003	F2	
2004	80	ADD B
2005	76	HLT

78H
F2H
16AH

(2)

(8)

Peripheral or externally initiated opⁿ

(11)

External devices (or signals) can initiate the following opⁿs, for which individual pins on the μ p chip are assigned — Reset, Interrupt, Ready, Hold.

Reset — When activated by external key, all internal opⁿs are suspended and the program counter is cleared (to 0000H).
Now program execution can again begin at the zero mem. address.

Interrupt — The μ p can be interrupted from the normal execution and asked to execute some other instructions (important task). The μ p resumes its opⁿ after completing the service routine.

Ready — If the signal at this pin is low, the μ p enters into a wait state.

— used to synchronize slower peripherals with μ p.

Hold — When activated, the μ p releases the control of bus and allows the peripheral to use them.

(2)

UNIT- 1

Lecture - 1

Evolution of Microprocessors

References :- Microprocessors & Interfacing
By D.V. Hall

Microprocessor Architecture
By R S Gaenkar

Keywords :- Intel, Motorola, Zilog, TTL, HMOS

The IP revolution began with a bold & innovative approach in logic design pioneered by Intel engineer Ted Hoff. Because of the developments & advancements in semiconductor technology, computers fabricated with discrete components have started using Si chips.

Evolution of IPs were categorized into five generations as given below -

- (i) 1st Generation :- Introduced in 1971 to 1973
- used PMOS technology →

Low cost	Intel 4004
Slow speed	Intel 8008
Low o/p current	
Not compatible with TTL	
 - Uses - In calculators, Game medium, Home appliances, Accounting System, Intelligent instrumentation

(ii) 2nd Generation :- Introduced after 1973

- Motorola 6800
- Intel 8080 with 3 power supplies (1975)
- Intel 8085
- Zilog - Z80 } 1977

- Used NMOS technology
- Faster speed
- Higher density than PMOS
- TTL compatible

Uses - In complex industrial control, process control system, Military appliances.

(iii) 3rd Generation :- Introduced after 1978

eg. - Intel 8086/80186/80286

Motorola 68000/68008/68010

- used CMOS technology
- Speed power product is 4 times better than NMOS
- Density is higher than NMOS

Uses - (i) Deeper into business

(all 4th Generation)

- Data acquisition apps
- Sophisticated Real time control

(iv) 4th Generation :- Introduced in 1980s

e.g. - Intel 80386/80486 (32 bit)

- Motorola 68020/68030/68040

- used HCMOS technology (low power version of CMOS technology)

- Included on chip RAM & cache memory to speed-up program execution.

Uses - (i) Multi-user, multi-application environment

(ii) Office information equipment

(iii) General purpose computing applications.

(v) 5th Generation :- Introduced in 1990s

e.g. - Intel Pentium (64 bit)

" " - Pro (32/64 bit)

" " - II (64 bit)

" " - III (")

" " - IV (")

Advancement - Cache memory size increased

- Freq. increased

- More than one execution unit

Q3. 2015-16 Explain the needs to demultiplex the bus AD_7-AD_0 with neat diag.

→ 8085 MP uses 16 bit Address Bus & 8-bit data bus.

→ As we have seen in the function & timing control of microprocessor, that to read/write data from/to any memory location or peripheral is send by MP to the interfaced device through address bus, in the first clock cycle, then data transfers through data bus in next clock cycle.

→ Instead of using different buses to transfer address and data, out of 16 address lines, 8 address lines (lower order) are reused as 8-bit Data lines.

→ So, higher order address lines $\rightarrow A_{15}-A_8$ are used only as address lines.

→ But lower order address lines $\rightarrow AD_7-AD_0$ are multiplexed & are used as address lines in first clock cycle and as data lines in next clock cycles. Thus AD_7-AD_0 is called multiplexed Address/Data Bus.

→ eg. If MP wants to write 4FH at memory location 2050H. Then,

In first clock cycle :-

Higher order Address Bus ($A_{15}-A_8$) carries 20H (Higher order Address) lower Order Address/Data Bus (AD_7-AD_0) carries 50H (Lower order Address).

In next clock cycles :-

Higher order Address Bus ($A_{15}-A_8$) still carries 20H
Lower order Address/Data Bus (AD_7-AD_0) carries data 4FH.

→ Now, a latch and ALE signal is used to demultiplex the AD_7-AD_0 bus.

→ The bus AD_7-AD_0 is connected as the input to the latch 74LS373.

→ ALE signal is connected to Enable (G) pin of the latch & the $\overline{O/P}$ control (\overline{OC}) signal of the latch is grounded.

