3) (1)

Entroduction to (LIP) Microprocessor

What is microprocusor?

The word comes from the combination of micro and processor.


- Processor means a disid that processes whatever. In this contest processor means a disid that processes makes, dis & L's.
- The term micro referes to the sign of the processor. In early 1970's the microchip was invented. All the chips components that made up the processor were placed on a single. Piece of silicon. The sign became several because times smaller and speed became several bundred times faster.

The microprocessor is a programmable device that


takes in numbers, performs on them arithmetic or legical


operations according to for program stored in memory

and then produces other numbers as a results.



Scanned by CamScanner





Microprocessor: A up is a multipurpose, programmable, clock driven, register based electronic device that reads binary instructions from the storage device that reads be called memory, accepts binary data as I/Ps and process data according to those instructions and provides results as origins.


Suh. ..

A microprocessor can be divided into three segments

. . . 1

1. ALU 2. Registre Array

3. Control unit



It is also called as central processing unit (CPU).

ALU - Area of up where various computing functions are performed on data. It performs - arithmetic operations like add, Sub, increment, decrement, and logical ops like AND, OR, XOK etc.

Register Array: this portion convists of various registers und to store data temporerily during encution of a program and are accessible to programmer.

Control unit: This unit provides the necessary timing 4 control signals to all the operations in the test microcomputer.

This block acts as a brain for up system.

spp3 - fronde timing and synchronization

Thrimps quernal dates 0/P (& the doss by)

The internal op's are - O store & bit obta

- 1 Perferm airth anith/logical ofts.
- @ test for conditions.
- @ segrerer of execution of inst.
- Estere dots temporarily during encentral in the defined Hw mem. location called stack.

To perform these op's, the up regions registres,

	_	
1	ACCA (O)	flog by.
	B	c
,	D	E /
1	Ч	L
ľ)92	16)
	PC(16)	
L	8 00 tz bus.	110

The does programaly)

생.

11 De Addr luin

MVI B, 76H 06 2000 78 2001 FOH FLH MVI A, FZH 3E 2e02 16 A H £ 2 200 3 ADP B **⊗** o 200 4 200 5 HNT 76

6

External clericus (or signals) can initiate the following op's, for which individual pins on the up chip are assigned - fest, enhanced, Ready, Hold.

Feat - When activated by extirned key, all internal op's are suspended and the program counter is chand (cross).

How program socientian can again begin at the zero men. oddir.

Intimple - the up can be intimpted from the normal mention and asked to execute some other instructions computer to task). The up resumes its oph after completing the service routine.

Ready - If the Rignals at this prin is low, the up enters wite a wait state.

Hold- When activated, the up releases the control ofbuses and allows the peripheral to use them.

rial

dy

L-TIHU

recome-T

Evolution of Microphocessors

References: - Micsioporocessors & Interfacing By D.V. Hall

Microporocessor Asichitecture
By R 5 Gaenkatt

Kegwoods: - Intel, Motosiola, Ziling, TTL, HMUS

The Up revolution began with a told & immovative approach in togle design piencered by Inter engineer Ted Hoff. Because of the developments & advancements in semiconductors technology, computers fabricated with discrete components have storeted using 5i chips.

Evolution of ups were categorized into five generations as given below-

- used PMNS technology -> Low cost 3ndel 8008

Low of Current L

Hot compatible with

- Uses - In calculators, Grame medium, Home appliances, Accounting System, Intelligent Instrumentation

(ii) and Generation: - Introduced after 1973 - Metoscala 6800 - Intel 8080 with 3 power stylles (1975) - Intel 9085 - Zileg - Z80 } 1977
- Used HMDS dechnology Faster speed - Higher density than PMDS - TTL compatible
Uses - In complex industrial control, process control system, Military oppliances (iii) 3rd Generation: - Intereduced after 1978 eg: - Truly 2006/2006/4
eg Intel 8086/80186/80286 Motoriola 68000/68008/68010
- used HMOS technology - Speed power product is 4 Hmes Letter than HMOS - Density is higher than HMOS
Uses — (1) Deeper into husiness (Ul lifty Beregations— — Data acquisition of plans — Data acquisition of plans

- (iv) 4th General m: Introduced in 1980s
 - eg. gntel 80386/80486 (32 Lilt)
 - Motosiala 68020/68030/68040
 - used HCMOS technology (low power version of HMDS dechnology)
 - Included on chip RAM & cache memory to speed-up program execution.
- Uses (i) Multi-user, multi-applications our--inonment
 - (ii) office information equipment
 - (ii) General purpose computing applied
- (V) 5th Generallon: Introduced in 19908

Advancement — Cache memory size increased — Forey. Increased

- More than one execution unit

\$3. Explain the needs to demultiplex the bus ADT-ADO with neat diag.

\$085 MP uses 16 bit Address Bus & 8-bit data bus.

As we have seen in the function of timing control of microproces soon, that to read/write data from/to any memory location or peripheral is send by MP, to the interfaced device therough address Bui, in the first clock cycle, then data transfers through data bus in next clock cycle.

Instead of using different buses to transfer address and data, out of 16 address lines, 8 address lines (lower order) are reused

as 8-bit bata lines.

so, higher order address lines -> A15-A8 are used only as address lines.


- But lower order address lines -> ADT-ADO are multiplexed fore used as address lines in first clock eyele and as data lines in next clock cycles. Thus ADT-ADO is called multiplexed Address/Data Bus.
- → Eg. If MP wants to write 4FH at memory dolation soson. Then,
 In first clock cycle:

Higher order Address Bus (A15-A8) Corvies 204 (Higher order Address) buser Order Address/Data Bus (AD7-AD0) carries SOH (Lower order Address).

In next clock cycles +

Higher order Address Bus (A15-A8) SHU corries 20H Lower order Address/Data Bus (AD7-AD0) carries data 4FH.

- -> Now, a latch and ALE signal is used to demultiplex the ADT-ADOBUS.
- → The bus AD7-ADO is connected as the simplet to the latch 74 LS 373.
- → ALE signal is connected to Enable (G) pin of the latent the OPP (outro) (oc) signal of the latch is grounded.



- in first clock cycle, ALF goes high, the latch gets enabled:
 this means that the OIP of latch 7415373 changes according to IIP data
 So, AT-Ao value will be same as ADT-ADO i.e., lower order address Bus.
 (SOH) is obtained at low order address Bus.
- In second clock cycle, when the ALEgoes low, latch 74LS 373 is disabled and the opp of low order address Bus Az-Az will remain (50H) till the next high ALE.

Now to write 4FH, 4FH is placed on ADT-ADO which is recieved at Data Bus DT-Do.