

Finite State Machine in VHDL

Lab Report 3

Lab Section: 003
Group 29

Zhiyi Sun 260768094
Nariman Zendehrooh 260700556
McGill University, Montreal, Quebec, Canada

zhiyi.sun@mail.mcgill.ca
Nariman.zendehroohKermani@mail.McGill.ca

1.0 Table of Contents

1.0 Table of Contents	2
2.0 Finite State Machine Diagram	2
3.0 Finite State Machine and the Stimulation	3
4.0 A Description of the Multi-mode Counter	4
5.0 A Discussion of How the Multi-mode Counter Is Tested on the FPGA Board	4
6.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram	5

2.0 Finite State Machine Diagram




Figure 2.0-1: Finite Machine State Diagram


3.0 Finite State Machine and the Stimulation

The circuit is Moore's state machine means that the output of the state machine depends only on present state. Also, the output of the state machine is only updated at the positive clock edge. In the circuit, each state is represented by a letter from A to O. As in Moore's state machine, each of the states has value as the output which is chosen by the given sequence of numbers. The circuit takes 4 inputs to include enable, direction, reset and clk. Enable input starts the circuit. Direction input sets the transition between states. The asynchronous reset input is an active low element. When the reset is 0, it sets the state to the initial state.

Otherwise, the circuit acts as usual. Clk input keeps track of time. The circuit has one output, count, which is the output that we have given to each state. The process block is started by setting reset to 0. As a result, the initial state of the circuit will be set. If the direction is 1, the initial state will be 1. Otherwise, it will be set to 9. After the circuit is enabled if the direction is 1, it will go clockwise as in the figure above. Otherwise, it will go counter-clockwise.

When the state changes, it will produce an output which is the value that is given to each state. For example, after entering A, it will produce 1 as the output. Then, the circuit decides where to go as the next state by the direction that is given to it.

We simulated the state machine to check whether it starts at the correct state and moves in the right direction considering the given direction. The clock process is created to keep track of time in the circuit. The simulation process is used to assign different values to the direction to test the state machine's functionality. The simulation once will be reset and 1 will be assigned to it as the initial direction, so it starts at A and goes all the way to O, and then we change the direction to test if it will return back. Then, it will be reset once again. However, this time 0 will be assigned as the initial direction, so it starts at O and goes all the way to A and returns back by changing the direction. In each of the states, the simulation shows the assigned output to that state.



The multi-mode counter code is tested using the Altera DE1-SoCboard (FPGA board). The code for multi-mode counter circuit is first compiled in the Quartus software; once it is done, we map the code to the Altera DE1-SoCboard by assigning the 7-segments declared in the code to their corresponding pin locations, the clock to the pin location for a 50 Mhz clock on the manual, and the start, stop and reset to the pin locations of the push buttons. In addition, the direction signal will be assigned to one of the switches on the board.

After setting up the FPGA board, we press the start button and the two rightmost LED displayers will start to follow the sequence given in the assignment. If we change the state of the switch (the switch assigned to the direction signal), the displayers will then show the sequence in a reversed order. If we press the stop button, the board will stop displaying the next output (stay at the current value); if the reset button is pressed, the values of the two rightmost LED displayers will be reset to 0. If the direction switch is taken off (0), the outputs will be displayed in a reversed order.

The multi-mode counter serves just as a tester for our FSM code. The correct sequence of the outputs indicates the FSM is working (changes its states) properly.

6.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram

Flow Summary	
<<Filter>>	
Flow Status	Successful - Wed Apr 10 13:14:57 2019
Quartus Prime Version	16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name	g29_lab3
Top-level Entity Name	g29_multi_mode_counter
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	53 / 32,070 (< 1 %)
Total registers	56
Total pins	19 / 457 (4 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Fig.6.1 This figure gives the flow summary of the multi_mode_counter




Fig.6.2 This figure shows the overview of the entire RTL diagram




Fig.6.3 This figure shows part of the entire RTL diagram




Fig.6.4 This figure shows part of the entire RTL diagram




Fig.6.5 This figure shows part of the entire RTL diagram

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity g29_multi_mode_counter is
6  Port ( start : in std_logic;
7        stop : in std_logic;
8        direction : in std_logic;
9        reset : in std_logic;
10       clk : in std_logic;
11       HEX0 : out std_logic_vector ( 6 downto 0);
12       HEX1 : out std_logic_vector ( 6 downto 0));
13 end g29_multi_mode_counter;
14
15 architecture behavior of g29_multi_mode_counter is
16
17     component G29_FSM is
18     Port ( enable : in std_logic;
19           direction: in std_logic;
20           reset: in std_logic;
21           clk: in std_logic;
22           count: out std_logic_vector( 3 downto 0));
23     end component G29_FSM;
24
25     component clockDivider_G29 is
26     Port ( clk,reset : in std_logic;
27           enable : in std_logic;
28           en_out : out std_logic);
29     end component clockDivider_G29;
30
31     component g29_7_segment_decoder is
32     Port ( code : in std_logic_vector(3 downto 0);
33           segments : out std_logic_vector(6 downto 0));
34     end component g29_7_segment_decoder;
35
36     signal masterStart : std_logic;
37     signal enFSM : std_logic;
38     signal fsmCount : std_logic_vector( 3 downto 0);
39     signal timeMinus : std_logic_vector( 3 downto 0);
40     signal temp1 : std_logic_vector( 3 downto 0); --temp for code 0
41     signal temp2 : std_logic_vector( 3 downto 0); --temp for code 1
42     signal temp_reset : std_logic; -- reset after releasing of button
43
44 begin
45
46     clockDivider : clockDivider_G29 port map (

```

Fig.6.6 This figure shows part of the multi_mode_counter code

```

35     signal masterStart : std_logic;
36     signal enFSM : std_logic;
37
38     signal fsmCount : std_logic_vector( 3 downto 0);
39     signal timeMinus : std_logic_vector( 3 downto 0);
40
41     signal temp1 : std_logic_vector( 3 downto 0); --temp for code 0
42     signal temp2 : std_logic_vector( 3 downto 0); --temp for code 1
43
44     signal temp_reset : std_logic; -- reset after releasing of button
45
46 begin
47
48     clockDivider : clockDivider_G29 port map (
49     enable => masterStart,
50     reset => temp_reset,
51     clk => clock,
52     en_out => enFSM
53     );
54
55     fsm : G29_FSM port map (
56     enable => enFSM,
57     reset => temp_reset,
58     direction => direction,
59     clk => clock,
60     count => fsmCount
61     );
62
63     decoder1 : g29_7_segment_decoder port map (
64     code => temp1,
65     segments => HEX0
66     );
67
68     decoder2 : g29_7_segment_decoder port map (
69     code => temp2,
70     segments => HEX1
71     );
72
73     process(start, stop, clock, reset)
74     begin
75
76         if(reset = '0') then
77             temp_reset <= '0';
78             masterStart <= '0'; --disable masterStart when the reset button is pressed
79
80         elsif(reset <= '1') then
81             temp_reset <= '1';
82         end if;
83

```

Fig.6.7 This figure shows part of the multi_mode_counter code


```

60     clk => clock,
61     count => fsmCount
62 );
63
64 decoder1 : g29_7_segment_decoder port map (
65     code => temp1,
66     segments => HEX0
67 );
68
69 decoder2 : g29_7_segment_decoder port map (
70     code => temp2,
71     segments => HEX1
72 );
73
74 process(start, stop, clock, reset)
75 begin
76
77     if(reset = '0') then
78         temp_reset <= '0';
79         masterStart <= '0'; --disable masterStart when the reset button is pressed
80
81     elsif(reset <= '1') then
82         temp_reset <= '1';
83     end if;
84
85     if(start = '0') then
86         temp_reset <= '0';
87         masterStart <= '1'; --start the masterStart
88
89     elsif(stop <= '0') then
90         masterStart <= '0';
91     end if;
92
93     if(fsmCount > "1001") then
94         timeMinus <= "1111";
95     elsif(fsmCount <= "1001") then
96         timeMinus <= "0000";
97     end if;
98
99 end process;
100
101 temp1 <= std_logic_vector( unsigned( fsmCount) - unsigned( "1010" and timeMinus));
102
103 temp2 <= "000" & timeMinus(0);
104
105 end behavior;
106
107
108

```

FSM will change states and hence the outputs according to the signals received

Fig.6.8 This figure shows part of the multi_mode_counter code

Same colours indicate corresponding parts in the code and the schematic diagram.