

Describing Sequential Circuits in VHDL

Lab Report 2

Lab Section: 003
Group 29

Zhiyi Sun 260768094
Nariman Zendeirooh 260700556
McGill University, Montreal, Quebec, Canada

zhiyi.sun@mail.mcgill.ca
Nariman.zendeiroohKermani@mail.McGill.ca

1.0 Table of Contents

1.0 Table of Contents	2
2.0 Counter	2
3.0 Clock Divider	3
4.0 Advantage of Down-counter	4
5.0 A Description of the Stopwatch Circuit	4
6.0 How the Stopwatch Is Tested	5
7.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram	8

2.0 Counter

The counter is built using a sequential circuit. The 4-bits counter consists of four flip flops connecting to each other. The circuit has three inputs include reset, enable and clock and one output which is count. Firstly, the clock signal is connected to the flip flops to keep track of time. The asynchronous reset input is an active-low element. When the reset is 0, it clears the bits and resets the counter to zero. Otherwise, the circuit acts as usual. Also, there is an enable element that when it is high the counter counts up. Otherwise, the counter holds its previous values. In this lab enable is used as the start button. The counter reacts to the positive edge of the clock and adds one to the counter and remembers it. Since the clock changes between 0 and 1 in each time period, the process will be executed sequentially. The clock will not stop unless the program is terminated. Therefore, the counter is a sequential circuit. The counter will keep counting up until it gets equal to 15. After that counter resets to zero. There are two possibilities to do this action. First, we can reset the counter with the reset input when we reach 15. However, this is an abandoned action because this is a 4-bits counter so that when it reaches 16, overflow happens, and the fifth bit becomes 1 and the other bits will become equal to zero which means the counter is equal to zero again. We simulated the counter to check whether it is counting during a specific period of time. The functionality can be interpreted by checking whether the counting happens at the positive edge of the clock and whether counting happening when the enable input is equal to one and whether the counter restarting after counting up to 15.




Figure 2.1: Wave of the counter testbench

3.0 Clock Divider

A clock divider is a circuit that generates a signal that is asserted once every 10 milliseconds. This signal will be used as a condition to enable the counters in the stopwatch circuit. Clock Divider divides the input clock frequency of 50MHz and produces an output clock of 1KHz. It means that the period is 1 divided by 50MHz which is 20 nanoseconds. And we want the circuit to generate an enable signal every 10 milliseconds so we divided 10 milliseconds by one period which gave us 500,000. So, we defined Cycles as a constant with the value of 499999. The circuit takes clk, reset and enable as inputs and en_out as an output. Clk is the clock variable. Enable as in counter acts as the start button. If it is 1, the counter begins. Reset also has the same functionality as in the counter which resets the counter to zero. We used the process statement to execute the code block sequentially. The process takes two inputs of clk and reset. If any of these inputs change, the process will be executed. Since clk is changing between zero and one in each time period, the process is executed sequentially. The clock will not stop unless the program is executed. Therefore, the clock divider is a sequential circuit. Inside the code block, the Count signal is set to Cycles. Count will be decremented by one whenever the enable is one. It will continue until the count becomes one. Then, en_out will become one which is the pulse signal. The count will be reassigned to Cycles when it becomes zero. We simulated the circuit and observed its behaviour in the period of 20 milliseconds right after the circuit is restarted. As we expected, we saw two pulses during that period which means the signal pulse happens after each period of 10 milliseconds. Therefore, the test is successful.




Figure 3.1: Wave of clock divider testbench

4.0 Advantage of Down-counter

Since our purpose is to count the clock period, both up-counter and down-counter will have the same result. However, if we use the down-counter, the last number of the counter is 0. When the counter reaches 0, we set the output to 1. Otherwise, we keep the output 0. We check the counter whether it reaches 0 by using a NOT gate. If we use the up-counter, the last number of the counter is 499,999. So, we set the output to 1 if the counter reaches 499,999. Therefore, we need more than a NOT gate to check whether the counter reaches this number. So, down-counter is easier to use.

5.0 A Description of the Stopwatch Circuit

The stopwatch mainly consists of three inputs controlled by buttons (including the start, reset, and stop) and a clock with a specified frequency of 50Mhz. As the clock divider will count cycles ($10 \text{ ms} * 50 \text{ Mhz} - 1 = 499999$ cycles) for the stopwatch, six counters are implemented for the outputs of each 7-segments-decoders (6 in total as displayed on the board). The counters then count the corresponding numbers of cycles for their corresponding 7-segments

output. The stopwatch first start with the centiseconds part (counter 0), as its output goes over 9, the value is reset for count 0 (yet keep counting) and the enable for the next number (counter 1) is on, and the next counter (counter 1) starts counting and when it goes over 9, it is reset and it enables the next counter (counter 2) which is for the seconds. The counter for the second (counter 3) then starts counting and when the number of output goes over 9, it resets and enables the next counter (counter 4) for the seconds, which will reset when the value goes over 6 and then enables the next counter (minutes part). The same process is repeated for the minutes part.

6.0 How the Stopwatch Is Tested

```

59  );
60  END COMPONENT;
61
62  constant clk_p : time := 10 ns;
63
64  BEGIN
65      i1 : g29_stopwatch
66  □  PORT MAP (
67      -- list connections between master ports and signals
68      clock => clock,
69      HEX0 => HEX0,
70      HEX1 => HEX1,
71      HEX2 => HEX2,
72      HEX3 => HEX3,
73      HEX4 => HEX4,
74      HEX5 => HEX5,
75      reset => reset,
76      start => start,
77      stop => stop
78      );
79
80  □ clk_prc : PROCESS
81      BEGIN
82
83          clock <= '0';
84          wait for clk_p/2;
85          clock <= '1';
86          wait for clk_p/2;
87
88      END PROCESS clk_prc;
89
90  □ stimu : PROCESS
91      BEGIN
92          --begin with all buttons off
93          reset <= '1';
94          start <= '1';
95          stop <= '1';
96          wait for clk_p;
97          reset <= '0';
98          wait for 2*clk_p;
99
100         --begin count for 110centi-seconds
101         reset <= '1';
102         wait for clk_p;
103         start <= '0';
104         wait;
105
106     END PROCESS stimu;
107
108 END g29_stopwatch_arch;
109

```

Fig.6.1 This figure shows the test bench for the stopwatch



Fig.6.2 This figure shows the stimulation for the stopwatch




Fig.6.3 This figure shows the zoom in (magnified) stimulation for the stopwatch

For the stimulation of the stopwatch, a test bench is written by having the clock run continuously at a period of 10 ns (the clk_prc process). It also contains a process called “stimu”, which starts by closing all the buttons (including the start, the reset, and the stop). After waiting for a certain period of time, the reset button is on. After another period of time, the reset is closed again and the start button is pushed on.

After carrying out the stimulation in the ModelSim, the stopwatch code is tested using the Altera DE1-SoCboard. The code for stopwatch circuit is first compiled in the Quartus software; once it is done, we map the code to the Altera DE1-SoCboard by assigning the 7-segments declared in the code to their corresponding pin locations, the clock to the pin location for a 50 Mhz clock on the manual, and the start, stop and reset to the pin locations of the push buttons.

The board then serves as the stopwatch and displays the time using the six 7-segments LEDs. And it is proved to be working in the demo.

7.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram

Flow Summary	
<<Filter>>	
Flow Status	Successful - Wed Apr 03 18:02:52 2019
Quartus Prime Version	16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name	g29_lab2
Top-level Entity Name	g29_stopwatch
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	76 / 32,070 (< 1 %)
Total registers	61
Total pins	46 / 457 (10 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

Fig.7.1 This figure shows the flow summary for the stopwatch




Fig.7.2 This figure shows the overview of the RTL diagram for the stopwatch




Fig.7.3 This figure shows the partial of the RTL diagram for the stopwatch (1)




Fig.7.4 This figure shows partial of the RTL diagram for the stopwatch (2)




Fig.7.5 This figure shows partial of the RTL diagram for the stopwatch (3)




Fig.7.6 This figure shows partial of the RTL diagram for the stopwatch (4)




Fig.7.7 This figure shows partial of the RTL diagram for the stopwatch (5)

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity g29_stopwatch is
6  port (start : in std_logic; --active low, board button
7        stop : in std_logic; --active low, board button
8        reset : in std_logic; --active low, board button
9
10       clock : in std_logic;
11       HEX0 : out std_logic_vector( 6 downto 0);
12       HEX1 : out std_logic_vector( 6 downto 0);
13       HEX2 : out std_logic_vector( 6 downto 0);
14       HEX3 : out std_logic_vector( 6 downto 0);
15       HEX4 : out std_logic_vector( 6 downto 0);
16       HEX5 : out std_logic_vector( 6 downto 0));
17
18  end entity g29_stopwatch;
19
20  architecture behavior of g29_stopwatch is
21
22  --7_segment_decoder
23  component g29_7_segment_decoder is
24  port ( code : in std_logic_vector(3 downto 0);
25        segments : out std_logic_vector(6 downto 0));
26  end component g29_7_segment_decoder;
27
28  --Counter
29  --four bit count = max digit number is 15, we want decimal = max 9 (reset at 10)
30  component g29_counter is
31  port (enable : in std_logic;
32        reset : in std_logic; --active low
33        clock : in std_logic;
34        count : out std_logic_vector(3 downto 0));
35  end component g29_counter;
36
37  --Clock Divider
38  component clockDivider_g29 is
39  port (enable : in std_logic;
40        reset : in std_logic;
41        clk : in std_logic;
42        en_out : out std_logic);
43  end component clockDivider_g29;
44
45  --Signals
46  signal masterStart : std_logic; --masterStart reads values of start and stop buttons on board, it enables the clock which starts the counter
47  signal enC0 : std_logic; --enables the first counter when clock reaches 10ms
48  signal enC1 : std_logic; --enables the second counter when clock reaches 10ms
49  signal enC2 : std_logic; --enables the third counter when clock reaches 10ms
50  signal enC3 : std_logic; --enables the fourth counter when clock reaches 10ms
51  signal enC4 : std_logic; --enables the fifth counter when clock reaches 10ms
52  signal enC5 : std_logic; --enables the sixth counter when clock reaches 10ms
53  signal reset0 : std_logic; --resets for 6 counters, choosing them as active high
54  signal reset1 : std_logic; --resets for 6 counters, choosing them as active high
55  signal reset2 : std_logic; --resets for 6 counters, choosing them as active high
56  signal reset3 : std_logic; --resets for 6 counters, choosing them as active high
57  signal reset4 : std_logic; --resets for 6 counters, choosing them as active high
58  signal reset5 : std_logic; --resets for 6 counters, choosing them as active high
59  signal count0 : std_logic_vector(3 downto 0);
60  signal count1 : std_logic_vector(3 downto 0);
61  signal count2 : std_logic_vector(3 downto 0);
62  signal count3 : std_logic_vector(3 downto 0);
63  signal count4 : std_logic_vector(3 downto 0);
64  signal count5 : std_logic_vector(3 downto 0);
65
66  begin
67
68  masterStart <= start or stop;
69
70  enC0 <= enC1;
71  enC1 <= enC2;
72  enC2 <= enC3;
73  enC3 <= enC4;
74  enC4 <= enC5;
75
76  reset0 <= reset1;
77  reset1 <= reset2;
78  reset2 <= reset3;
79  reset3 <= reset4;
80  reset4 <= reset5;
81
82  count0 <= count1;
83  count1 <= count2;
84  count2 <= count3;
85  count3 <= count4;
86  count4 <= count5;
87
88  end behavior;

```

Fig.7.8 This figure shows partial of the vhdl code for the stopwatch (1)

```

52 signal count0, count1, count2, count3, count4, count5 : std_logic_vector(3 downto 0);
53
54 begin
55
56 --portmaps (variable => actualvalues)
57 clockDivider : clockDivider_g29 Port Map (
58   enable => masterStart, -- mapping clockDivider enable to start and stop buttons on board
59   reset => reset, --mapping to board reset button
60   clk => clock, --mapping to stopwatch clock
61   en_out => clockup --enc0 = clock_to_counter0
62 );
63
64 counter0 : g29_counter Port map (
65   enable => enc0, --enc0 = clock_to_counter0
66   reset => reset0,
67   clock => clock,
68   count => count0
69 );
70 counter1 : g29_counter Port map (
71   enable => enc1, --enc1
72   reset => reset1,
73   clock => clock,
74   count => count1
75 );
76 counter2 : g29_counter Port map (
77   enable => enc2, -- enc2 = c1_to_c2
78   reset => reset2,
79   clock => clock,
80   count => count2
81 );
82 counter3 : g29_counter Port map (
83   enable => enc3, --c2_to_c3
84   reset => reset3,
85   clock => clock,
86   count => count3
87 );
88 counter4 : g29_counter Port map (
89   enable => enc4, --c3_to_c4
90   reset => reset4,
91   clock => clock,
92   count => count4
93 );
94 counter5 : g29_counter Port map (
95   enable => enc5, --c4_to_c5
96   reset => reset5,
97   clock => clock,
98   count => count5
99 );
100 decoder0 : g29_7_segment_decoder Port Map (
101   code => count0,
102   segments => HEX0
103

```

Fig.7.9 This figure shows partial of the vhdl code for the stopwatch (2)

```

103   segments => HEX0
104 );
105 decoder1 : g29_7_segment_decoder Port Map (
106   code => count1,
107   segments => HEX1
108 );
109 decoder2 : g29_7_segment_decoder Port Map (
110   code => count2,
111   segments => HEX2
112 );
113 decoder3 : g29_7_segment_decoder Port Map (
114   code => count3,
115   segments => HEX3
116 );
117 decoder4 : g29_7_segment_decoder Port Map (
118   code => count4,
119   segments => HEX4
120 );
121 decoder5 : g29_7_segment_decoder Port Map (
122   code => count5,
123   segments => HEX5
124 );
125
126 process(start, stop, reset, clock)
127 begin
128   --masterStart = enable of clockDivider = changes enc1
129   if (start = '0') then
130     masterStart <= '1';
131
132   elsif (stop = '0') then
133     masterStart <= '0';
134
135   elsif (reset='0') then --this is the board's reset button, rests entire stopwatch
136     --stop clock
137     masterStart <= '0';
138
139     --reset all enables
140     --don't need to reset enc0 b/c it's controlled by masterStart
141     enc1 <= '0';
142     enc2 <= '0';
143     enc3 <= '0';
144     enc4 <= '0';
145     enc5 <= '0';
146
147     --turn on all resets = reset all counters
148     reset0 <= '0';
149     reset1 <= '0';
150     reset2 <= '0';
151

```

Fig.7.10 This figure shows partial of the vhdl code for the stopwatch (3)

Same colours indicate corresponding parts in the code and the schematic diagram.