Describing Sequential Circuits in VHDL Lab Report 2

Lab Section: 003 Group 29

Zhiyi Sun 260768094 Nariman Zendehrooh 260700556 Mcgill University, Montreal, Quebec, Canada

zhivi.sun@mail.mcqill.ca
Nariman.zendehroohKermani@mail.McGill.ca

1.0 Table of Contents

1.0 Table of Contents	2
2.0 Counter	2
3.0 Clock Divider	3
4.0 Advantage of Down-counter	4
5.0 A Description of the Stopwatch Circuit	4
6.0 How the Stopwatch Is Tested	5
7.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram	8

2.0 Counter

The counter is built using a sequential circuit. The 4-bits counter consists of four flip flops connecting to each other. The circuit has three inputs include reset, enable and clock and one output which is count. Firstly, the clock signal is connected to the flip flops to keep track of time. The asynchronous reset input is an active-low element. When the reset is 0, it clears the bits and resets the counter to zero. Otherwise, the circuit acts as usual. Also, there is an enable element that when it is high the counter counts up. Otherwise, the counter holds its previous values. In this lab enable is used as the start button. The counter reacts to the positive edge of the clock and adds one to the counter and remembers it. Since the clock changes between 0 and 1 in each time period, the process will be executed sequentially. The clock will not stop unless the program is terminated. Therefore, the counter is a sequential circuit. The counter will keep counting up until it gets equal to 15. After that counter resets to zero. There are two possibilities to do this action. First, we can reset the counter with the reset input when we reach 15. However, this is an abandoned action because this is a 4-bits counter so that when it reaches 16, overflow happens, and the fifth bit becomes 1 and the other bits will become equal to zero which means the counter is equal to zero again. We simulated the counter to check whether it is counting during a specific period of time. The functionality can be interpreted by checking whether the counting happens at the positive edge of the clock and whether counting happening when the enable input is equal to one and whether the counter restarting after counting up to 15.




Figure 2.1: Wave of the counter testbench

3.0 Clock Divider

A clock divider is a circuit that generates a signal that is asserted once every 10 milliseconds. This signal will be used as a condition to enable the counters in the stopwatch circuit. Clock Divider divides the input clock frequency of 50MHz and produces an output clock of 1KHz. It means that the period is 1 divided by 50MHz which is 20 nanoseconds. And we want the circuit to generate an enable signal every 10 milliseconds so we divided 10 milliseconds by one period which gave us 500,000. So, we defined Cycles as a constant with the value of 499999. The circuit takes clk, reset and enable as inputs and en out as an output. Clk is the clock variable. Enable as in counter acts as the start button. If it is 1, the counter begins. Reset also has the same functionality as in the counter which resets the counter to zero. We used the process statement to execute the code block sequentially. The process takes two inputs of clk and reset. If any of these inputs change, the process will be executed. Since clk is changing between zero and one in each time period, the process is executed sequentially. The clock will not stop unless the program is executed. Therefore, the clock divider is a sequential circuit. Inside the code block, the Count signal is set to Cycles. Count will be decremented by one whenever the enable is one. It will continue until the count becomes one. Then, en out will become one which is the pulse signal. The count will be reassigned to Cycles when it becomes zero. We simulated the circuit and observed its behaviour in the period of 20 milliseconds right after the circuit is restarted. As we expected, we saw two pulses during that period which means the signal pulse happens after each period of 10 milliseconds. Therefore, the test is successful.




Figure 3.1: Wave of clock divider testbench

4.0 Advantage of Down-counter

Since our purpose is to count the clock period, both up-counter and down-counter will have the same result. However, if we use the down-counter, the last number of the counter is 0. When the counter reaches 0, we set the output to 1. Otherwise, we keep the output 0. We check the counter whether it reaches 0 by using a NOT gate. If we use the up-counter, the last number of the counter is 499,999. So, we set the output to 1 if the counter reaches 499,999. Therefore, we need more than a NOT gate to check whether the counter reaches this number. So, down-counter is easier to use.

5.0 A Description of the Stopwatch Circuit

The stopwatch mainly consists of three inputs controlled by buttons (including the start, reset, and stop) and a clock with a specified frequency of 50Mhz. As the clock divider will count cycles (10 ms *50 Mhz -1 = 499999 cycles) for the stopwatch, six counters are implemented for the outputs of each 7-segments-decoders (6 in total as displayed on the board). The counters then count the corresponding numbers of cycles for their corresponding 7-segments

output. The stopwatch first start with the centiseconds part (counter 0), as its output goes over 9, the value is reset for count 0 (yet keep counting) and the enable for the next number (counter 1) is on, and the next counter (counter 1) starts counting and when it goes over 9, it is reset and it enables the next counter (counter 2) which is for the seconds. The counter for the second (counter 3) then starts counting and when the number of output goes over 9, it resets and enables the next counter (counter 4) for the seconds, which will reset when the value goes over 6 and then enables the next counter (minutes part). The same process is repeated for the minutes part.

6.0 How the Stopwatch Is Tested

Fig.6.1 This figure shows the test bench for the stopwatch




Fig. 6.2 This figure shows the stimulation for the stopwatch




Fig.6.3 This figure shows the zoom in (magnified) stimulation for the stopwatch

For the stimulation of the stopwatch, a test bench is written by having the clock run continuously at a period of 10 ns (the clk_prc process). It also contains a process called "stimu", which starts by closing all the buttons (including the start, the reset, and the stop). After waiting for a certain period of time, the reset button is on. After another period of time, the reset is closed again and the start button is pushed on.

After carrying out the stimulation in the ModelSim, the stopwatch code is tested using the Altera DE1-SoCboard. The code for stopwatch circuit is first compiled in the Quartus software; once it is done, we map the code to the Altera DE1-SoCboard by assigning the 7-segments declared in the code to their corresponding pin locations, the clock to the pin location for a 50 Mhz clock on the manual, and the start, stop and reset to the pin locations of the push buttons.

The board then serves as the stopwatch and displays the time using the six 7-segments LEDs. And it is proved to be working in the demo.

7.0 Summary of the FPGA Resource Utilization and the RTL Schematic Diagram




Fig.7.1 This figure shows the flow summary for the stopwatch




Fig.7.2 This figure shows the overview of the RTL diagram for the stopwatch




Fig.7.3 This figure shows the partial of the RTL diagram for the stopwatch (1)




Fig.7.4 This figure shows partial of the RTL diagram for the stopwatch (2)




Fig.7.5 This figure shows partial of the RTL diagram for the stopwatch (3)




Fig.7.6 This figure shows partial of the RTL diagram for the stopwatch (4)




Fig. 7.7 This figure shows partial of the RTL diagram for the stopwatch (5)

```
| Tibrary IEEE: | Use IEEE.STD_LOGIC | 164.ALL; | Use IEE.STD_LOGIC | 164.ALL;
```

Fig. 7.8 This figure shows partial of the vhdl code for the stopwatch (1)

Fig. 7.9 This figure shows partial of the vhdl code for the stopwatch (2)

Fig. 7.10 This figure shows partial of the vhdl code for the stopwatch (3)

Same colours indicate corresponding parts in the code and the schematic diagram.