



Electromagnetic Noise in Power Electronics

Seminar

2020-07-02

Dr.-Ing. Karl Oberdieck and Jochen Henn

Institute for Power Electronics
and Electrical Drives



Simulation


Task Description

Tasks

1. Ideal Half Bridge Circuit Model
2. Real Component Models
3. Conductor Model and Ground Path
4. Generic Switch Modeling
5. Frequency-Domain Simulation

Task 1: Ideal Half Bridge Circuit Model

- Implement an ideal circuit model of the depicted half-bridge converter in LTspice using the following parameters:
 - Input voltage: $V_{in} = 30\text{ V}$
 - DC-link capacitance: $C = 33\text{ }\mu\text{F}$
 - Filter inductance: $L_{ext} = 10.4\text{ mH}$
 - Load inductance: $R_{load} = 150\text{ }\Omega$
 - MOSFET model: BSZ036NE2LS
- Models the high-side (HS) and low-side (LS) gate drivers as shifted square-wave voltages, such that S_1 and S_2 are turned on alternatively and never conduct at the same time.
- Define variables for the duty cycle D and the switching periods T_s , and assign them the following values:
 - $D = 0.5$
 - $T_s = 100\text{ }\mu\text{s}$
- Measure the **current ripple** at the load.



Task 2: Real Component Models

- Extend the ideal half-bridge model from task 1 by introducing real component models for the passive elements. Assign the following parameters:
 - Capacitance C (internally):
 - Equivalent Series Resistance (ESR): $1\text{ n}\Omega$
 - Equivalent Series Inductance (ESL): 1 nH
 - Inductance L_{exp} (internally):
 - ESR: $1\text{ }\mu\Omega$
 - Parallel resistance: $1\text{ M}\Omega$
 - Parallel capacitance: 1 nF
 - Resistance R_{load} (additional elements):
 - Series inductance: 0.5 nH
 - Parallel capacitance: 1 nF
 - Lead inductance: 3.5 nH
- Implement a parameter sweep over the resistor's parasitic:
 1. Series inductance L_R with $L_R = 1\text{ nH}, 0.5\text{ }\mu\text{H}, 0.5\text{ mH}, 2.5\text{ mH}$ ($C_R = 1\text{ nH}$)
 2. Parallel capacitances C_R with $1\text{ nF}, C_R = 1\text{ }\mu\text{F}, 10\text{ }\mu\text{F}$ ($L_R = 0.5\text{ }\mu\text{H}$)
- Plot the output voltage and the load current and interpret the effects.

Task 3: Conductor Model and Ground Path

- Insert a lumped high-frequency conductor model between the input voltage source V_{in} and the dc-link capacitance C , as well as between the external filter inductance L_{ext} and the load.
($L = 7 \text{ nH}$, $R_S = 1 \mu\Omega$, $R_P = 1 \text{ M}\Omega$, $C_P = 1 \text{ nF}$)
- Introduce ohmic-capacitive ground path to the model, composed of a ground capacitance C_{gnd} and a parallel resistance R_{gnd} .
- Assume equal ground capacitance and resistance values for every ground path:
 - Ground capacitance: $C_{gnd} = 100 \text{ nF}$
 - Ground resistance: $R_{gnd} = 1 \text{ M}\Omega$
- Implement a parameter sweep over the ground capacitance C_{gnd} with $C_{gnd} = 1 \text{ nF}, 10 \text{ nF}, 20 \text{ nF}$. Plot the output voltage and the load current.
- What happens as the ground capacitance value increases?

Task 4: Generic Switch Modeling

- To accelerate the simulation, substitute the switch cell (including the input circuitry) which a voltage source, which generates the following switching signals:
 - Trapezoidal voltage waveform with rise and fall times T_r and T_f respectively.
 - Parameter sweep: $T_r = T_f = 1 \text{ ns}, 1 \mu\text{s}, 5 \mu\text{s}, 10 \mu\text{s}$
 - Trapezoidal voltage waveform with dead time T_{delay} at turn-on.
 - $T_r = 3 \text{ ns}$
 - $T_f = 1 \text{ ns}$
 - Parameter sweep: $T_{\text{delay}} = 0 \text{ s}, 0.5 \mu\text{s}, 1 \mu\text{s}$
 - Trapezoidal voltage waveform with a damped oscillation at turn-on.
 - $T_r = 3 \text{ ns}$
 - $T_f = 1 \text{ ns}$
 - $T_{\text{delay}} = 0.2 \mu\text{s}$
 - Voltage oscillation frequency: 1 MHz
 - Damping factor: $100\,000 \text{ 1/s}$
 - Parameter sweep: Voltage oscillation amplitude $V_{\text{OSC}} = 0 \text{ V}, 1 \text{ V}, 3 \text{ V}, 10 \text{ V}$
- Plot the power at the load. Make use of a behavioral voltage source.

Task 5: Frequency-Domain Simulation

- Plot the frequency response of the circuit for varying cable inductances

$$L_{\text{cap}} = 7 \text{ nH}, 250 \text{ nH}, 1 \text{ }\mu\text{H}, 10 \text{ }\mu\text{H}, 0.5 \text{ mH} \quad (1)$$

- Suppress the phase plot.
- Which problems may arise with high cable inductances?
- What measures can be taken to minimize the cable inductance?

Thank you for your kind attention!

Dr.-Ing. Karl Oberdieck and Jochen Henn – post@isea.rwth-aachen.de

RWTH Aachen University
Templergraben 55
52056 Aachen

www.isea.rwth-aachen.de