

## Idea 9: Multi-Level Parity Error Detection Network

**Description:** A fault detection circuit designed to verify data integrity across multiple 4-bit data blocks. Each block (A, B, C) carries its own parity bit. The circuit first checks block-level parity using XOR/XNOR gates: if parity and data bits do not match, that block is marked as faulty. Then, a system-level parity check combines all block results to detect any overall inconsistency. A System Fault LED turns ON if any mismatch is found.

**ICs/Gates allowed to use:** XOR, XNOR, AND, OR, NOT.

**Sample Input-Output:**

i. Input - 1:

Sample case (even parity):

A = 1101, pA = 1      [Correct]

B = 1010, pB = 0      [Correct]

C = 0111, pC = 0      [Incorrect]

System parity bit = 0

Output: BlockStatus = 1 1 0, SystemFault = 0

