

Department of Computer Science & Engineering (CSE)

Course Title: Digital Logic Design

Shahriar Rahman Khan

Lecturer

Dept. of CSE, MIST

Course Code: CSE 103

Credit Hr: 3.00

Contact Hr: 3.00



Overview

What is Combinational Logic

Adders

- Half-Adder
- Full-Adder

Subtractors

- Half-Subtractor
- Full-Subtractor

Code Conversion


Multilevel NAND and NOR Circuits

The Universal Property of NAND and NOR gates



Combinational Logic

- Logic circuits for the digital systems maybe combinational or sequential.
- Combinational circuits consist of Logic gates. These circuits operate with binary values.
- The outputs of combinational circuit depend on the combination of present inputs. The following figure shows the block diagram of combinational circuit.



Combinational Logic Vs. Sequential Logic

Combinational Logic	Sequential Logic		
In Combinational Logic, output is only dependent of the present input. Example: Adder, Subtractor, Multiplexer, Comparator.	But in Sequential Logic, output depends on the present input as well as the previous output/outputs. Example: Counter, Register.		
In this example 1+0=1, the output is not depending on any previous output. It's only depending on the present inputs. So, Adder is a combinational Circuit.	output is depending on the previous output.		
In Combinational Logic, there is no memory required to store previous outputs.	In Sequential Logic, there is a memory element required to store previous outputs, which is called flip-flops.		
There is no positive feedback in Combinational Circuit.	There is positive feedback in Sequential Circuit.		

ANGLADESH ACONOLOGY FOR ADVANCEMENT

Design Procedure of Combinational Circuit

- Problem Definition
- The no of available input variables and required output variables are determined.
- The I/P and O/P variables are assigned letter symbols.
- The truth table that defines the required relationships between inputs and outputs is derived.
- The simplified Boolean function for each output is obtained.
- The logic diagram is drawn

N.B: The specifications may indicate that some input combinations will not occur. This combinations become don't care conditions.



Design Procedure of Combinational Circuit

- Design a combinational circuit that accepts a 3-bit binary number whose output is equal to 1 if there are two consecutive 1's in the input. The output is 0 otherwise.
- Solve this using the design procedure of combinational circuit.



Adders

- Digital computers perform a variety of information processing tasks which includes various arithmetic operations.
- The most basic arithmetic operation, is the addition of two binary digits.
- We know, 0+0=00; 0+1=01; 1+0=01; 1+1=10.
- In the last operation, the binary sum consists of two digits. The higher significant bit of the result is called a carry.
- Two types:
 - Half-adder: A combinational circuit that performs the addition of two bits is a half-adder.
 - Full-adder: A combinational circuit that performs the addition of three bits is a full-adder.




- From the verbal explanation of half adder, we understand that it needs two binary inputs and two binary outputs.
- Assign symbols x and y to two inputs and S (Sum) and C (Carry) to two outputs.
- Now formulate a truth table to address the relation between the inputs and the outputs. The truth table is shown below:


X	у	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


• The simplified Boolean functions for the two outputs are:


$$S = x'y + xy'$$
 $D=x'y+xy'$
 $C = xy$ $B=x'y$



















- Figure a is the implementation of the half-adder in SOP.
- Figure b is the implementation of the half-adder in POS.
- In figure c, if we take the minterms of 0's for S function, so we get
 - S' = x'y' + xy => S = (x'y' + xy)'
 - But C = xy, hence S = (x'y' + C)'
- In figure d, we are taking the maxterms of 1's for C function, so we get,
 - $S = (x + y) \cdot (x' + y')$
 - C = (x'+y')'
- In figure e, we implement S using XOR gate.



• As this is a combinational circuit that adds three 1 bit binary digits, so there will be 3 input variables and 2 output variables.

X	y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1








Fig. 4-6 Maps for Full Adder

$$S = z \oplus (x \oplus y)$$

$$= z'(xy' + x'y) + z(xy' + x'y)'$$

$$= z'(xy' + x'y) + z(xy + x'y)'$$

$$= z'(xy' + x'y) + z(xy + x'y')$$

$$= xy'z' + x'yz' + xyz + x'y'z$$






Fig. 4-7 Implementation of Full Adder in Sum of Products



$$S = x'y'z + x'yz' + xy'z' + xyz$$

• =>
$$S = x'y'z + xyz + x'yz' + xy'z'$$

$$\bullet = z(x'y'+xy) + z'(x'y+xy')$$

• =
$$z(x'y+xy')' + z'(x'y+xy')$$

•
$$=z\oplus(x\oplus y)$$

$$C = xy + yz + xz$$

$$\bullet = xy+z(x+y)$$

$$\bullet = xy+z(x+x'y)$$

[Apply distributive law, A+A'B=A+B]

• =
$$xy+xz+x'yz$$

• =
$$x(y+z)+x'yz$$

$$\bullet = x(y+y'z)+x'yz$$

[Apply distributive law, A+A'B=A+B]

•
$$= xy+xy'z+x'yz$$

$$\bullet = xy + z(xy' + x'y)$$

• =
$$xy + z(x \oplus y)$$






Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate



Half-Subtractor

- A combinational circuit that subtracts two bits and produces their difference.
- It also has an output to specify if a 1 has been borrowed
- Assign symbols x and y to two inputs and D (Difference) and B (Borrow) to two outputs. If x>=y, then no B is needed. If x<y, that means (0-1) operation. Then we borrow a 1 from the next higher stage.
- So, D=2B+x-y if x=0, y=1. then B=1 (as we have to borrow 1 from higher stage. So D = 2+0-1=1
- Now formulate a truth table

X	у	В	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

• The simplified Boolean functions for the two outputs are:

$$D = x'y + xy'$$
$$B = x'y$$



Full-Subtractor


- A full-subtractor is a combinational circuit that performs a subtraction between two bits, assuming that 1 may have been borrowed by a lower significant stage.
- It has 3 inputs and 2 outputs.
- 100
- 001
- 0 1 1
- X-y-z
- x=0, y=0, z=1
- D=0-0-1= 0-1, B=1
- x=1, y=0, z=1
- D=1-0-1=1-1=0, B=0

X	y	Z	В	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




Full-Subtractor

$$D = x'y'z + x'yz' + xy'z' + xyz$$
$$B = x'y + x'z + yz$$



$$D = x'y'z + x'yz + xy'z' + xyz$$



$$B = x'y + x'z + yz$$



Full-Subtractor

- Q1. Implement a full-subtractor using 2 half-subtractor and an OR gate.
- Q2. Show, how a full adder can be converted to a full subtractor with the addition of one inverter.
- B = x'(y xor z) + yz
- D = x xor (y xor z)



Code Conversion


- A conversion circuit must be inserted between the two systems if each uses different codes for the same information.
- Suppose, one system uses BCD and another system is using Excess-3 code. So, to communicate between these two system, a conversion circuit is needed.

Truth Table for Code-Conversion Example

Input BCD			Output Excess-3 Code				
A	В	С	D	w	x	у	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	ĺ	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	I
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	- 1
1	0	0	1	1	1	0	0



Code Conversion





Code Conversion

$$z = D'$$

 $y = CD + C'D' = CD + (C + D)'$
 $x = B'C + B'D + BC'D' = B'(C + D) + BC'D'$
 $= B'(C + D) + B(C + D)'$
 $w = A + BC + BD = A + B(C + D)$

