

Department of Computer Science & Engineering (CSE)

Course Title: Digital Logic Design

Shahriar Rahman Khan

Lecturer

Dept. of CSE, MIST

Course Code: CSE 103

Credit Hr: 3.00

Contact Hr: 3.00




Overview

- What is MSI and PLD?
- Binary parallel Adder
- Binary Adder-Subtractors
- Carry Propagation
- BCD Adder
- Magnitude Comparator
- Decoders and De-multiplexers
- Encoders and Multiplexers
- Priority Encoders



Decoder

- We know, discrete quantities of information are represented in digital systems with binary codes.
- A binary code of n bits is capable of representing up to 2^n distinct elements of the coded information. Let you can represent 8 distinct elements of coded information using 3 bits as $2^3 = 8$.
- A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2ⁿ output lines.





Decoder

• A computer is connected with 4 output devices, let's say printers. Now a computer operator will select a printer among the 4 printers. To do that, he has to give input to his computer.



• How many bits required to select any 1 printer among the 4 printers?

A1	A0	D3	D2	D1	D0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



Decoder

• A combinational circuit that produces 2ⁿ output lines, in response of n

input lines



- Configuration of a Decoder: No of input lines x No of output lines
- So, generalized configuration of a Decoder: If there are n input lines then, Decoder would be n x 2ⁿ Decoder.
- If, the n bit decoded information has unused don't care combinations, then the decoder output will have less than 2^n output lines. Let, m = no of output lines, where $m \le 2^n$.
- So, a decoder is also called n-to-m-line decoder. Like, 3-to-8-line decoder.



Use of Decoder

- The purpose of a decoder is to generate 2ⁿ (or fewer) minterms of n input variables.
- It is used to convert binary data to other codes. Example: binary to octal code conversion, BCD to decimal code conversion, binary to hexadecimal code conversion.
- Decoders are used to input data to a specified output line as is done in addressing core memory where input data is to be stored in a specified memory location.
- It may also be used for data distribution i.e. De-multiplexing.



3-to-8-line Decoder

• In the 3-to-8-line decoder circuit, the 3 inputs are decoded into 8 outputs, where each output representing 1 of the minterms of the 3 input variables.

- A particular application of this circuit is binary-to-octal conversion.
- The input variables may represent a binary number, where the outputs will then represent the 8 digits in the octal number system.



3-to-8-line Decoder


Truth Table of a 3-to-8-Line Decoder

	Inputs					Out	puts			
<u>x</u>	У	z	<i>D</i> ₀		D ₂	<i>D</i> ₃	D ₄	D ₅	D_6	<i>D</i> ₇
0	0	0	1	0	0	0	0	0	0	0
0	C	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

- If you observe the truth table, you can see the output variables are mutually exclusive because only one output can be equal to 1 at any one time.
- We can represent any function using a decoder.



3-to-8-line Decoder





- In the BCD-to-Decimal code conversion, 4-to-10-line decoder circuit is used, the 4 inputs are decoded into 10 (0-9) outputs, where each output representing 1 of the minterms of the 4 input variables.
- The input variables may represent a binary number, where the outputs will then represent the 10 digits in the decimal number system.



BCD	Decimal
-----	---------

A	В	C	D	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	0	1	0	0	0	0	0	0
0	1	1	1	0	0	1	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0



CD AB	00	01	11	10
00	D0	D1	D3	D2
01	D4	D5	D7	D6
11	X	X	X	X
10	D8	D9	X	X

Instead of drawing 10 k-maps, we are drawing only one and write each of the output variables.

- D0 = A'B'C'D'
- D1 = A'B'C'D
- D2 = B'CD'
- D3 = B'CD
- D4 = BC'D'
- D5 = BC'D
- D6 = BCD'
- D7 = BCD
- D8 = AD'
- D9 = AD






Fig. 6-6 Logic symbol for a BCD-to-decimal decoder

Combinational Logic Implementation using Decoder

- As we know, a decoder provides the 2ⁿ minterms of n input variables.
- Also, we know, any Boolean function can be expressed in sum of minterms canonical form.
- So one can use a decoder to generate the minterms and an external OR gate to form the sum.
- The Boolean functions expressed in sum of minterms, can be obtained by forming the truth table or by expanding the functions to their sum of minterms.
- Let, F(A,B,C) = AB' + BC + A'C'



Full-Adder using Decoder

You remember this combinational circuit named Full-Adder from chap 4. As this is a combinational circuit that adds three 1 bit binary digits, so there will be 3 input variables and 2 output variables.

X	y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Full-Adder using Decoder

0	1	0	
1	0	1	0

0	0	1	0
0	1	1	1

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

 $C(x, y, z) = \Sigma(3, 5, 6, 7)$



Full-Adder using Decoder

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

 $C(x, y, z) = \Sigma(3, 5, 6, 7)$




Fig. 4-21 Implementation of a Full Adder with a Decoder

Combinational Logic Implementation using Decoder

• Now, if there is a function with a long list of minterms, then it will be required an OR gate with a large number of inputs.

• A function F having a list of k minterms can be expressed in it's complemented form F'.


- Let $F = \Sigma(0,1,5,6,7)$
- $F = m_0 + m_1 + m_5 + m_6 + m_7$
- $F' = m_2 + m_3 + m_4$
- F = (F')'
- $F = (m_2 + m_3 + m_4)$
- NOR(m₂, m₃, m₄)
- Hence, the decoder method can be used To implement any combinational circuit.

X	y	Z	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Decoder with Enable Pin

- Now, we introduce Enable pin E in a decoder. On the value of E, the decoder activates.
- There can be two types of activation: 1-activation and 0-activation.
- In 1-activation, the decoder activates, when E=1 and decoder will be disabled, when E=0.
- In 0-activation, the decoder activates, when E=0 and decoder will be disabled, when E=1.



3x8 Decoder using 2x4 Decoder

Decoder-2

• Now to implement a 3x8 decoder using 2x4 decoder, we can use the enable pin E.


Decoder-1

A2 (E)	A1	A0	D7	D6	D5	D4	D3	D2	D1	D 0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




Decoder with 1-activation

• In 1-activation, the decoder activates, when E=1 and decoder will be disabled, when E=0.



E	A1	A0	D3	D2	D 1	D 0
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0


3x8 Decoder using 2x4 Decoder





Decoder with 0-activation


• In 0-activation, the decoder activates, when E=0 and decoder will be disabled, when E=1. 0-activation decoder is used much more than 1-activation. Because, you can implement the outputs using NAND gates and NAND gate is universal.



E	A1	A0	D3	D2	D1	D 0
1	X	X	1	1	1	1
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1



Decoder with 0-activation



E	A	В	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(a) Logic diagram

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input



Decoder with 0-activation

E A0A1	00	01	11	10
0	0	1	1	1
1	1	1	1	1


- D0' = E'A0'A1'
- D0 = (E'A0'A1')'
- Same for D1, D2, and D3
- This can be implemented using NAND gate, that's why in the logic diagram, NAND gate is used. Also, as NAND gate is universal, that's why 0-activation is much more used than 1-activation



- Now, a decoder with an enable input can function as a demultiplexer.
- A de-multiplexer is a circuit that receives information on a single line and transmits this information on one of 2ⁿ possible output lines.
- The selection of a specific output line is controlled by the n selection lines.



- Remember the example, A computer is connected with 4 output devices, let's say printers. Now a computer operator will select a printer among the 4 printers. To do that, he has to give input to his computer. So far we have done this using decoder.
- So, we have selected the printer, now we need to print a document. How to pass the document or data to the printer? We do this using data line E.
- So we can say that, a decoder with an enable input can function as a demultiplexer. This is also called decoder/de-multiplexer.







- So, a decoder with an enable input can function as a demultiplexer.
- A de-multiplexer is a circuit that receives information on a single line and transmits this information on one of 2ⁿ possible output lines.
- The selection of a specific output line is controlled by the n selection lines.
- Everything is like decoder. When you select A1A0=00, then D0 printer becomes activated and the data E will pass to the output and D0 printer will print it.
- When you select A1A0=10, then D2 printer becomes activated and the data E will pass to the output and D2 printer will print it.



Decoder as De-multiplexer



(a) Decoder with enable



(b) Demultiplexer



E	A1	A0	D3	D2	D1	D0
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

A1	A0	D3	D2	D1	D0
0	0	0	0	0	Е
0	1	0	0	Е	0
1	0	0	Е	0	0
1	1	Е	0	0	0



A1	A0	D3	D2	D 1	D 0
0	0	0	0	0	Е
0	1	0	0		0
1	0	0	Е	0	0
1	1	Е	0	0	0

Now, in the truth table have we ever seen that output is a variable?

So, what we will do is, we will write the functions like this:

- D0 = A1'A0'E
- Here, D0 will be 1, when E=1. We are considering only that case, because always remember, a Boolean function will give output 1.
- D1 = A1'A0E
- D2 = A1A0'E
- D3 = A1A0E



- So, if no of outputs, n=2^m
- Then, m=no of selection lines.
- Here, n=4, so m=2

• Types: 1:2 DEMUX, 1:4 DEMUX, 1:8 MUX, 1:16 DEMUX, 1:32 DEMUX

