


positive logic system  
negative logic system




google class code:

itsm199

OR gate pn ⊕ logic


AND pn ⊗ logic



A	B	V <sub>0</sub>
0V	0V	0V
0	5V	5V
5V	0V	5V
5V	5V	5V


## AND gate for (+) logic

## OR gate for (-) logic



A	B	$V_o$
0V	0V	0V
0V	5V	0V
5V	0V	0V
5V	5V	5V

Negative logic system: Same circuit acting as OR gate will act as AND gate.




Simple amplification circuit

$A = \text{gain}$

(opposite direction)

this (-) is used for the inverting characteristic.

So, now it is basic inverting circuit.



- \*  $I_B = 0$  (cut off region)
- \* So, it acts as an <sup>open</sup> switch.
- \* Transistor is a current operated device.

- \*  $V_{CE}$  near to 0.
- \* So, transistor is short.

So,  $V_{in} = 0$  (transistor open)  $V_{out} = V_{CC}$

$V_{in} = V_{CC}$  (transistor short)  $V_{out} = 0$

Condition for saturation:


$$I_C = \beta I_B \quad (\text{Saturation})$$

$$I_C < \beta I_B \quad (\text{Saturation})$$

$$I_C, I_B = 0 \quad (\text{cut off})$$

## NAND gate

AND + NOT





Practical case of  
AND gate + NOT  
gate = NAND

Soln:

- ① extra Diode reqd

## NOR gate





DTL (Diode Transistor Logic)

Less price.

Easy Manufacture

① 2 or Diode logic new problem arise  
 after  
 ① slow speed  
 ② low fanout

- Transistor work cut off, after saturation & after delay transition time after. after capacitance after (stray capacitance). We can not remove it.

capacitor is across & instantaneous voltage change and capacitor. after capacitor change is.

Inductor is across & current instantaneously change and capacitor.

after output '0' for 0.5s unchanged. after capacitor.

after logic '1' 2.5s after. after capacitor change is.

then output '1' after. after transition time after.

આપર Saturation કે અમર ।

સામ base current તાલર । Base કે change અમર ।


$$I_c < \beta I_b$$

Base કે change તાલર ને નેર ગલિંગ cut off કે અમર ને ।

અમર opposite way કે change નેલેર તાલર । તિલ્લુ diode


કે તાલર નેર પ્રોત્તર ને । Slow તાલર તાલર ।

Off / Sat. one soln;



Integrated Circuit: કે અમર transistor ને તાલર ।

Diode કે તાલર transistor ને તાલર ।



PN Junction.




Pinout: જોયે output જણાવે different streams input (432)  
શોધે pinout.

Propagation Delay જાણવું જોઈએ:

$R_c$  જાણવું જોઈએ, જાણે -  $\tau = R_c$  જાણે! જોયું  $R_c$  જાણે

Problem એક, જોયું  $I_c$  જાણે,  $I_c$  જાણે saturation જોયું



23/08/23

Tuesday

0.5, 0.3 (Practical)

$$(I_c)_{\max} = \frac{V_{cc}}{R_c}$$

$$\beta I_B > I_c \text{ (Saturation)}$$

$$I_B > \frac{(I_c)_{\max}}{\beta}$$


$I_B$  જાણે  $\sim I^2 R$  loss

Heat generation

Soln: Diode જાણે


transistor જોયું use

જોયું જોયું




$\beta \approx 100$   $1.1 \beta$   
 DTL


We can replace the diodes by transistors.  
 This is why MOSFET is widespread.



TTL



multiple emitter transistor



Common Base



## Low fanout improvement:

- ① Diode replaced by transistor
- ② Multiple emitter transistor

(Amplifier  $\rightarrow$  Common emitter)

## Low speed improvement:

Reason: ① Stray capacitance.

low to high output transition take time.

Stray capacitance:  $f = RC$

capacitance constant



$R_c$  कम हो तो,  $I_c$  बढ़ेगा


जो change करेगा  $R_c$  low हो तो  $I_c$  change (low to high)

अब  $I_c$  कम हो तो  $R_c$  high हो तो शीघ्र (high to low)

Transistor itself is a variable resistance.

जो  $R_c$  हो वो  $I_c$   $R_c$  transistor use करे  $I_c$   $R_c$   $I_c$





Still there is a problem: In case of (1,1)

for other pole configuration if the lower transistor is saturated upper one will be cut off. But,

increase of (1,1)  $V_{CE}$  full at phase splitter so,

saturation as a result blank pole (lower saturation)

so, upper one need to be cut off.

but,  $V_{CE} = 0.3 \text{ V (SI) (Sat)}$

$V_{BE} = 0.7 \text{ V (SI)}$

thereby upper trans. voltage  $\approx 1 \text{ V}$ .

So, it will be on. So, no extra diode to make it off (reverse bias)

Standard TTL has some Resistor value:

(Check from net.)

DL  
RTL  
TTL  $\rightarrow$  BJT

MOS  
CMOS | FET

BiCMOS  $\rightarrow$  BJT + FET

ECL


- FET slow
- BJT power consumption higher, MOS and CMOS are
- BJT speed high

RTL  $\rightarrow$  removed  
obsolete

2 types of gates: BiCMOS.





TTL




Notation:  $V_{OL}$  (max, min),  $V_{OH}$  (max, min),  $V_{IL}$ ,  $V_{IH}$


Current:  $I_{OL}$  (max, min),  $I_{OH}$  (max, min),  $I_{IL}$ ,  $I_{IH}$



# 1




# 2



even if ① logic get reduced by noise it will be accepted by #2 because Range is Greater.

Same for the low output, It is noise tolerance

for a TTL:



$$V_{NH} = V_{OH}(\min) - V_{IH}(\min)$$

$$V_{NL} = V_{OL}(\max) - V_{IL}(\max)$$

# principles

## Digital Systems & applications (Ref book)

Neal S. Widener

### Chapter - 8 (TTL)

#### Recommended operating cond<sup>n</sup>:

$V_{CC}$	4.5	5	5.5
$V_{IH}$	2		
$V_{IL}$			0.8
$I_{OL}$			<u>4mA</u> (sinking)
$I_{OH}$			-4mA (source)
$T_A$	-55°C		125°C

Current source emitter (transistor current flow) ~~(Circuit)~~

Current sinking emitter (transistor current flow) ~~(Circuit)~~



## Propagation delay:

Remark: Input 50% change to output 50% change.

$t_{PHL}$  = time propagation High to Low

$t_{PLH}$  = ... .. Low to high

$t_{PLH} > t_{PHL}$  (Capacitor charge to 50% value after input)



High input Low output (to 50% value after input)

After capacitor discharge to 50% value after input, transistor saturated, path easy. Shortcut path.

$$\text{Propagation delay} = \frac{t_{PHL} + t_{PLH}}{2}$$

TTL gate standard propagation delay = 10 ns.

## Power Requirement:





$$t_{cc}(avg) = \frac{t_{ccH} + t_{ccL}}{2}$$

$$P_D(avg) = V_{cc} \times f_{cc}(avg)$$

fasten speed, more power consumption.

$$\frac{\text{Speed} \cdot \text{power product}}{\text{ns} \cdot \text{mW}} = \text{Propagation delay} \times \text{Power Consumption}$$

05/09/23  
Tuesday


Unused gate

OR gate  $\rightarrow$  gnd (0)


AND gate  $\rightarrow$  ①

Terminal  $\rightarrow$  open circuit

Better soln  $\rightarrow$  connect with any other input terminal



## Open - collector



(Stray Capacitance)

Low to High time delay

change to  $T = RC$  for

slow change to slow for

## Advantage:

① Variable Resistance


desired propagation delay

Resistor in CMOS logic not needed

TTL circuit is 1V cross over and 2V delay

CMOS driver transistor can replace CMOS

can drive more current than 20V





# TRISTATE three state logic output

physically connected but logically no connection

logic 0

logic 1

High-Z logic



Active High

$E = 1$  शरत करत करत

$E = 0$  शरत करत करत

Active low

$E = 0$  (On)

$E = 1$  (Off)

74 → Standard TTL

74S → Strong charge drv. fast discharge → fast gate (Shorting transistors)

74F → Resistance drv / Power drv → faster

74L → Resistance drv / Power drv → slow

# Binary Systems

Bit = Binary digit.

Binary to hexadecimal

1010110010110  
5 9 6

10101100  
01010011  
+1  
-----  
01010100

Binary coded decimal:  
BCD

(596)

10101100  
01010100

Shortcut.  
2's complement

Right side  
start first 1  
on 32 or 64 copy  
then inverting.

111 → 000 | 000 | 000 |

1431 → 000 | 0100 | 001 | 0001

Minimization technique:

K-map: variable 4 for 2<sup>nd</sup> order problem.

Another technique: Tabular Method.

SOP

POS

AOS

And or Inverter

like


like

OR


OR

$$f = AB + CD + ACD$$

(Nand gate for represent AND OR)



By only NOR gate



Negative numbers:

{ Signed Magnitude (MSB is sign  
 Rest value is bit is value)  
 { 2's complement representation

1011 (Signed bit) = -3

1011 → (-5)

0100  
 +1  
 -----  
 0101 (5)

-8    4    2    1  
 1    0    1    1

-8 + 3 = -5






clipping circuit:

$V_{in} > V_R$   
 $V_{in} < V_R$

Limiter / Slice


↓ Square waveform  
approx 2V



# Clamping Circuit:



Ref. Not used

wave shape  $\rightarrow$  push up / push down  
 $\rightarrow$  shape remain same




(DC insertion ckt)

Unipolar




for  $\oplus$  half cycle fwd bias  
 capacitor charged

$$V_c = V_{in}$$



h



Ref voltage  
set 10V 2ms

Nr 6: Value to clamp 2ms

first quarter cycle will be 0.

Minimization of 4 variables:

Minimization:

Quine - McCluskey

Tabular Method:

$$f = \sum (1, 4, 6, 7, 8, 9, 10, 11, 15)$$

①

# of 1		
0		
1	1	0001 ✓
	4	0100 ✓
	8	1000 ✓
2	6	0110 ✓
	9	1001 ✓
	10	1010 ✓
3	7	<del>0101</del> 0111 ✓
	11	1011 ✓
4	15	1111 ✓

ABCD

(1, 9)	- 001	(7, 15)	- 111
(4, 6)	01 - 0	(11, 15)	1 - 11
(8, 9)	100 - ✓		
(8, 10)	10 - 0 ✓		
(6, 7)	011 -		
(9, 11)	10 - 1 ✓		
(10, 11)	101 - ✓		


h

(8, 9, 10, 11)	10 - -
(8, 10, 9, 11)	1 0 - -


$$f = A\bar{B} + ACD + BCD + \bar{A}BC + \bar{B}\bar{C}D + \bar{A}B\bar{D}$$

	✓	✓	✓		✓	✓	✓	✓	
	1	4	6	7	8	9	10	11	15
$A\bar{B}$	✓				✓	✓	✓	✓	
$ACD$								✓	✓
$BCD$				✓					✓
$\bar{A}BC$			✓	✓					
$\bar{B}\bar{C}D$	✓					✓			
$\bar{A}B\bar{D}$		✓	✓						


$$f = A\bar{B} + BCD + \bar{B}\bar{C}D + \bar{A}B\bar{D}$$







OR






AND



inverter







$$= \sum m(0, 2, 5, 6, 7, 8, 9, 13) + DC(1, 12, 15)$$

0	0	0	0	0
---	---	---	---	---

1	0	0	0	1
2	0	0	1	0
3	1	0	0	0

5

6

9

12

7

13

15

ET-2 Syllabus

① Simplification.

② Implementation.

Ad 1, OA1

Floyd  
Mason methods