




21.8.2023



Sattar Sir

jtsmlgy



* boolean algebra

* Using switch \rightarrow Shannon




Logics :


| | |
|------|-------|
| Yes | No |
| True | False |
| High | Low |
| ON | OFF |

V/I \rightarrow Presence Absence
 नहीं \rightarrow electronics :
 लगे

5V \rightarrow 1
 0V \rightarrow 0



* Diode




(knee voltage / cut in voltage)

* Positive logic system


vs negative logic system :

If logic high to represent value 1 is greater than the logic low to " " 0 \rightarrow positive logic


For negative logic, logic low to represent 0 is greater.



0805 3.15
mid. nallad




* Basic Circuit → OR GATE for +ve logic :



(2 input)

for 4 input



| A(V) | B(V) | V _O (V) |
|------|------|--------------------|
| 0 | 0 | 0 |
| 0 | 5 | 5 |
| 5 | 0 | 5 |
| 5 | 5 | 5 |

+ve logic

| | | |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

OR


-ve logic

| | | |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

AND

(for -ve logic)

* Basic Circuit for AND gate for +ve logic :



| A | B | V _O |
|---|---|----------------|
| 0 | 0 | 0 |
| 0 | 5 | 0 |
| 5 | 0 | 0 |
| 5 | 5 | 5 |

+ve logic :

| | | |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


AND

-ve logic

| | | |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

OR


(for -ve logic).



'0' → logic 0
'1' → " 1

→ Negative logic (-1 > -5)

NOT Gate :



cut off → transistor as an open switch ($I_B = 0$).


* Transistor is a current operated device.
 I_B should be sufficiently driven, → for saturating

Saturation → V_{CE} almost 0.
short circuit

Transistor is ON.

active → logic system is not usable.
→ output varies for V_{CE}

For logic sys.
→ saturation & cut off.



Trans: → OFF (cut off) → $V_{CE} = V_o$
ON (saturation) → $V_o = 0$


[*]

active

cutoff ($I_c = I_b = 0$)

$$I_c = \beta I_b$$

saturation \rightarrow not applicable



$$I_c = \frac{5}{1k} = 5 \text{ mA}$$

Not equal


$$I_e = 10 \text{ mA}$$

In saturation

$$I_c \neq \beta I_b$$

$$I_c < \beta I_b$$

NAND gate : AND + NOT




Resistance

To limit the current.


In case, there's a chance that transistor will burn, we use resistor.

NOR gate :




2025.8.15

DL - 4000



0


n diode




A circuit diagram showing two inverters connected in series. The output of the first inverter is connected to the input of the second inverter. This configuration acts as a buffer, providing a signal that is identical to the input signal.

This is more better
to have a NAND gate.


Practical
NAND gate circuit




Practical NAND Gate :



discrete element \rightarrow integrated ckt



Transistor જેણે વચ્ચેના એકાંત stray capacitance જેણે શરૂ કરે !



capacitor charge થવું થતી time લેતી !

base is driven change kama gale

$$I_c < \beta I_b$$


saturation \rightarrow cut off karta gale.

1) Base is change release karta hae.

$0 \rightarrow 1$ karta hae slow karta karta.

2) C karta transition \rightarrow R karta \rightarrow but \rightarrow I_c karta \rightarrow power \uparrow karta.



Soln:



current divide hae karta.

DTL is improvements:

T \rightarrow D karta use



\rightarrow diode


disadvantage:

- 1) low speed
- 2) low fanout. (highest 8 ka fanout)

propagation delay: output karta hae time delay hae (input karta hae karta)

fanout
(karta)
gate karta
output karta
path is
diff input \rightarrow
pass karta.


how to solve low fanout



low fanout


$$\beta I_B = I_c$$

$$I_B > \frac{I_{c\ max}}{\beta}$$




The ckt solves low fanout.


DTL \rightarrow TTL



3 input NAND \longrightarrow




$\neq V_0$ ততক্ষণ high যতক্ষণ capacitor charge হক্ না।




high \longrightarrow low resistance
তখন current
শারদ
c charge
২৭ fast

$R_c \uparrow \longrightarrow$ current
বধ
 $V_{CE} \rightarrow \text{sat}$
(10V)

sat $\rightarrow 0$
cut off $\rightarrow \infty$





Totem-pole output

but cut off নাগাব।


একটো cut off হলে অন্যটো saturation এ রাখতে হবে।

multi-emitter Transistor (TTL)

These two will be in the same cond.

If sat. \rightarrow sat
cut off \rightarrow cut off

These two diff phase




Standard TTL for commercial use.

DL
RTL
TTL \rightarrow BJT
ECL
MOS
CMOS
BiCMOS \rightarrow BJT + FET

Power consumption BJT $>$ FET $>$ CMOS


no time delay

no delay




TTL

* #1 এর চেয়ে #2 তে voltage অবশ্যম্ভাব্য কম হবে।



Ex:

TTL এর noise immunity 400 mV. $(2.8 - 2.4 = 0.4V = 400mV)$



high state noise margin, V_{NH}

$$V_{NH} = V_{OH(min)} - V_{IH(min)}$$

$$V_{NL} = V_{IL(max)} - V_{OL(max)}$$

for TTL, two of them are equal.

Pg 574 → circuits (high & low)


Fanout
propagation delay

t_{PHL} → time per propagation from high to low
 t_{PLH} → " " " " low to high

2 or 3
time
larger

current I_{OH} → current sourcing (-0.4 mA)

" I_{OL} → " sinking (1.6 mA)



* Pg 576 or something

* TTL t_{pd} stand and propagation delay $\rightarrow 10 \text{ ns}$


$$\begin{aligned} \text{avg } I_{CC} &= \frac{I_{CCH} + I_{CCL}}{2} \\ \text{avg } P_D &= I_{CC}(\text{avg}) \times V_{CC} \end{aligned} \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{Power requirement.}$$

Speed - Power product :

→ speed propagation delay \times power consumption
→ To compare two gates

↓ better gate
↖ less the value, better the gate



↑ less good




5.9.2023

Unconnected i/p (floating)

→ TTL \Rightarrow logic 'high' consider $\overline{0}$ $\overline{1}$
3 input NAND \rightarrow 2 i/p





Open-collector TTL :



It's necessary to add a resistor as per user's wish

output



Darlington pair


→ β অনেক বড়ে যায়

→ propagation delay ~~কমে~~ বাড়ে

Tristate logic outputs:

- physically connected
- logically not connected

high
low
high impedance



$E \rightarrow$ enable input.

- $1 \rightarrow$ works like fine
- $0 \rightarrow$ floating.

$\bar{E} \rightarrow 0 \rightarrow$ normally works

$1 \rightarrow$ floating

active high

active low

Standard TTL \rightarrow 74 series

Schottky TTL \rightarrow 74S Series

Resistance \downarrow

\rightarrow fast change rate (propagation delay कम)

$\rightarrow I \uparrow P \uparrow$

\rightarrow 74F तेज़ि है

Resistance \uparrow


$\rightarrow I \downarrow P \downarrow$

\rightarrow Propagation delay बढ़े जाये

\rightarrow 74L तेज़ि है

Schottky Transistor (74S) \rightarrow 3ns (prop. delay)

\rightarrow कम voltage \wedge saturation \wedge याद



\rightarrow storage charge remove करता कम समय लागे

\rightarrow speed बढ़े

• 74LS \rightarrow Low Power Schottky (9.5 ns, 2mW)

• 74ALS \rightarrow Advanced low Power

speed-power
product
बढ़ा
अच्छा