


MILITARY INSTITUTE OF SCIENCE AND TECHNOLOGY



Course Code : EEEF-280

Experiment-04

Study of Diode Clamping Circuits

Name

: Anika Tasnim, Najeeha Nazjeha, Sabir Hossain

Roll No

: 202214028, 202214033, 202214055

Level/Term

: 2

Course

: B.Sc in Computer Science Engineering (CSE)

Date of exp

: 21 September, 2023

Date of sub

: 15 November, 2023

Group

: 06

Signature of Teacher

Experiment - 01 1) Experiment a) Diode Clamping Circuit

re:

by Diode Clamping Circuit

1. Diagrams:




Fig-1: Diode Clampen with reference voltage





Fig-2: Diode Clampen with V_1 reference voltage.

- Components Required:
- Capacitor (1 μ F ; 10 μ F)
 - Diode (1 pc ; 1N4007)
 - Resistor (1 pc ; 10 K Ω)

- Training Board - 1
- Digital Oscilloscope - 1


2nd Graph:



$V_{PP}:$	V_{max}	V_{min}
1) 6.00V	1) 2.95V	1) -3.04V
2) 5.92V	2) 240mV	2) -5.58V

3rd



3rd Graph:



V_{pp}	V_{max}	V_{min}
1) 12.20V	1) 6.20V	1) -6.00V
2) 10.8V	2) 5.00V	2) -5.80V



Input and Output Waves of 2nd Circuit Diagram:

1st Graph:




V_{pp}	V_{max}	V_{min}
1) 10.2V	1) 5.00V	1) -5.20V
2) 9.60V	2) 4.20V	2) -5.40V

2nd Graph:




V_{pp}	V_{max}	V_{min}
1) 0.2V	1) 5.20V	1) -5V
2) 10.8V	2) 5.00V	2) -5.80V

Reverse




- V_{pp}
 1) 8.0V
 2) 7.20V



- V_{max}
 1) 4.80V
 2) 11.6V
- V_{min}
 1) -3.30V
 2) 4.40V



3rd Graph:



- | <u>V_{pp}</u> | <u>V_{max}</u> | <u>V_{min}</u> |
|----------------------------|-----------------------------|-----------------------------|
| 1) 9.00V | 1) 4.0V | 1) -4.40V |
| 2) 8.00V | 2) 12.81 | 2) 4.40V |

Discussion:

- ▣ The above experiment is about Diode Clamping Circuits.
- ▣ Clamper is a network constructed of a diode, resistor and capacitor that shifts a waveform to a different DC level without changing the appearance of applied input. This is mainly used in television recovery.



□ The experiment works in that way that, we give the sine wave square wave as input to the oscilloscope and got the output in oscilloscope.

□ While doing the experiment, when we apply the previous sine wave, we have to decrease the p-p values around 6V in input and observe output in oscilloscope.

□ The resistors and capacitors are used in the circuit to maintain an altered DC level at the clamper output. The clamper, is also referred to as a DC restorer, clamped capacitor, or AC signal level shifter.

□ In the experiment, we used Diode Clamper with 0 Reference Voltage and Diode Clamper with V_1 Reference Voltage.

Diode Clamper with 0 Reference Voltage:

- This type of clamper is commonly used when we need to establish a new DC level for an AC signal.

Advantages:

- It is versatile in that it can shift the entire waveform up or down, allowing for flexibility in setting the DC level.

Example: In AC audio signal from a microphone we need 0 reference voltage.

Diode Clamper with VI Reference Voltage:

• Common Usage:

- This type of clamper is employed when there is a specific voltage we need to maintain.

• Advantage:

It's useful when we have a predefined voltage requirement.

The choice between two depends on specific application, requirements of circuit, and the specifications of components used. Both have their advantages and are applied based on the design needs. In more complex system, we might find both types of clamping circuits being used for different purpose within same system.

☐ While doing the experiment, we undergo many problems. First challenge for us to set up the bread board and give the correct connection.

☐ A second challenge was to set the channels in the oscilloscope, so, that, we can correctly see the output.

☐ Thus, we get the desired output for sine wave, square wave etc.

☐ Reversing the diode is another challenge. In between, we have to reverse the diode correctly. Whatever it is, there is a chance of short circuit in the bread board.

☐ A clamping is actually an electronic circuit that fixes either the positive or negative peak excursions to a defined voltage by adding a variable positive or negative DC voltage to it.

□ Thus, for this experiment, connections should be correct.

□ After getting the output we should plot the graph accordingly and should keep the record of V_{pp} , V_{min} and V_{max} .


□ This way, experiment aims will be fulfilled.

Experiment-04



Name of Experiment: Study of diode Clamping circuit.

Fig-1:

Circuit Diagram-1:





1st Graph:



V_i	V_{max}	V_{min}
1. 11.2V	1) 5.44V	1) -5.72V
2. 10.5V	2) 400mV	2) -10.1V -9.68V
3. 10.1V	1. 5.04	1. -5.12V
2. 10.0V	2. 240mV	2. -9.68V

21 Sep 2023

2nd Graph



V_{pp}

1) 6.00 V

2) 5.92 V

V_{max}

1) 2.96 V

2) 240 mV

V_{min}


1) -3.04 V

2) -5.68 V.

Output

21 Sep 2

3rd Graph



V_{pp}

1) 12.20 V

2) 10.8 V

V_{max}

1) 6.20 V

2) 5.00 V


V_{min}

1) -6.00 V


2) -5.80 V.

21 Sep 2022

Diagram-2:




1st Graph



V_{pp}	V_{max}	V_{min}
1) 10.2V	1) 5.00V	1) -5.20V
2) 9.80V	2) 4.20V	2) -5.40V

21 Sep 2022


2nd Graph:



V_{PP}	V_{max}
1) 12.2V	1) 6.2V
2) 10.8V	2) 5V


Reverse

21 Sep 20



Input

V_{PP}
1) 8.60V
2) 7.20V




Output

V_{max}
1) 4.80V
2) 11.6V

V_{min}

1) -3.80V
2) 4.40V

21 Sep 2023




V_{PP}	V_{max}
1) 12.2V	1) 6.20V
2) 10.8V	2) 5V

21 Sep 202

V_{PP}
1) 8.60V
2) 7.20V

V_{max}
1) 4.80V
2) 11.6V

V_{min}
1) 3.80V



Exercise

$\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414
 $\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414
 $\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414
 $\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414

$\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414

$\frac{V_{pp}}{V_{rms}}$
 1) 2.83
 2) 1.414

$\frac{V_{pp}}{V_{rms}}$