




* High value (high ENTA low value (low fate)

36/(A) (+) ve logic system. That is, high level has
more potential than low level.

* If "high" is represented by lower potential & "low" is represented by higher potential, then it is called (-)ve logic system.









Va	1 Vb	1. Vo.
0٧	ov	OV]- The diode gets forward biased & loved switch. (AV=0)
0V	Бу	OV] - Vo is open switch. Va is open closed switch. So, Vo = Va.
5V	5V	5V

Va	Vb	Vo		
0	0	0		
0	1	1	= OR	gate.
1	0	1		U
1	1	1	; '	





Va	V_{b}	V.	
0	٥٧	ov] Va, Vb are open ekt
OV	5 v	5V	I Va is reverse biased. Vb is rever
5V	ov	50	forward biased.
5V	5V	5V	


Amplifier ekt:



$$V_0 = -AV_i$$
 (inverter, aka NOT gate)








* Describe transistors on the basis of currents always, since it's current-controlled device.

Transistor curve:



In active region: Ic = BIB

(*) There's no logic 0/1 in active region.


So when we are building any logic ckt using transistor, we use either cut-off region or saturation region.

(x) Cut-off:

VBE < 0, IB = 0, Vo ≈ Vcc, VBE reverse-biased.


Saturation:

VBE >> IBMAX, Vo ≈ OV VBE forward biased VCE forward biased.



Here, when practical diodes are used, the 'O' of cut-off region does not remain exactly O. Maybe it remains around 0.7V. If the Base reacts to 0.7V and becomes forward biased (It's a possibility since not all transistors are same), then we will get O At NOT = O.

So, we use 2 diodes to maintain ov.



NOR gate does not need 2 diodes, it just needs an extra resistor.


EECE

Book recommadation:

- · Tocci Digital System
- · Tauh & Schilling Integrated Digital Systems

DTL = Diode transistor Logic

TTL = Transistor Transistor Logic



say. there's no diades between AND & NOT gotte.




In active region,

If
$$I_B=0$$
, $I_c=0=cut$ -off region

If $\beta I_B > I_C$,

then it's on saturation region



To bring out from saturation to cut off, we:

- (i) make base current 0
- ~ (ii) remove charges accumulated at VBE

To ensurce this, we use two diodes. To

discharge the accumulated changes, we use

a negative potential or a ground.





Fig: 1




If Rextra is large, currents won't be discharged properly, since the path will be blocked.

If Rextra is small, then most currents go through 90 through Rextra and small currents go through VBE. Hence, it takes more time for NAND gate to go from GND to Vec.

So we take an average value of Rextra.


(*) Now, transistor are diodes connected back to back.




It's easier to make diodes, transistors than to make inductors, resistors.

for fig-1, we need 3 resistors, 4 diodes and 1 transistors.

for further simplicity, we integrate everything in IC in single mould.







Since it is All transistors and resistors, it is a TTL NAND gate


E	В	C
n	ρ	n
n	' '	

ITTL speciality: multi-emmitter transistor





(1) condensed into transistor-1 and (2) condensed into transistor-2.




In transistor-2,

$$I_{E} = I_{B} + I_{C}$$

$$= I_{B} + \beta I_{B}$$

$$= (\beta + 1)I_{B}$$

Due to connecting collector with Vec in Transistor-2, we get more current (I_E) as base current in transistor-3, thus getting easier to go to saturation.



to discharge the accumulated base charge from high to low

transistor-3 creates "stray capacitor" since transistor has parallal plates.

so I from transistor-2 does not go fully to transistor-3 due to stray capacitors. So,

(i) We have to remove storage charge

(ii) We have to charge the capacitors during cut-off.

These 2 measons cause

low-shigh delay


When transistor-3 goes to saturation, resistance resistor R was should give more resistance. When transistor-3 goes to cut-off, resistor R should give less resistance.

transistor = trans for of resistor

When less awarent is given in base of transistor, we get less awarent as output (resistance increases). When we

give more current in base, we get more current in transistor (aka resistance decreases).


So we neplace, R with transistor-4.



when 7-3 needs to be on saturation, T-4 needs to be on cut-off.

When T-3 needs to be on ent-off, T-4 needs to be on saturation.

Now. I_B , I_E remains in-phase. Ic remains out of phase. So, I_C , I_E remains in opposite phase, thus fulfilling own requirement.



Three speciality of TTL:

- (i) Multi-emitter transistor
 - (ii) Phase-splitter transiston
- (iii) Totem-pole configuration

ECL = electric coupled logic (convent controlled)

To commercially produce hugh huge curvent, darlington pair is used.

Vec


Vec


Vac

Vac

Varlington pairo

Varlington pairo






When T-4 is saturated. T-4 becomes closed clet (in (i)) & Vo = cut-off region


In (ii), when T-4 is cut-off, T-4 is open ckt, and $V_0 = V_{ec} = Saturated$.

When $V_0 = \text{high, it is called coverent sourcing}$ $V_0 = \text{low, it is called coverent sinking}$

Propagation delay: delay of getting output after input.

fan-out: how many gates can be connected with output.





(i) propagation delay from low to high (ii) "high to low.

Here, always (i) > (ii)

Because (i) needs to dis charge capacitors

and discharge charges at base. & (ii)

and discharge charges to discharge base

charges.