





jtsmist

OR sale pr & logic


AND KN O logic



A	B	Jo
OV	04	0 🗸
0	5 V	5 V
	ov	5 ~
<u></u>	1	15V
54	1 30	1



Negative logic system: Same cinemit octing as or sate will act as anotate.



16=0 LEE

- + 15=0 (cut off motion)
- + so, it acts, as an switch.
- A Triansistan is a cument openated device;
- nean to 0. NCE
- So, transistan is short.

So, vin = 0 (thansistan open) Vout = VCC


Vin = VCC (thansishn short) Vort = 0.


Condition por schuration:


10 = B FB (Saturation Go TETTE AS)

le LP IB (suturation)

Fc, IB=0 (cut off)







DTL C Diode Transiston Logic)

Less price. Easy Manufacture 1) 2 Er Di-le AMIN new problem arise

O Slow That

(2) Low tanget

Transisten 2127 cut off good saturation & 2015 OST transition time ATTAT I offer capacitaine 2010 (Stray appeitance). We can not remove it.

eapacidon & Renoss & instantanens voltax change 20 onton 1

artist copición chanse 2011

Induction & across & cumul instantamisto change 70 onto NI

21217 output 'O' font OUT unohange società capación.

OR logic 's' 232170 UNU SMM Capación change 78

Then output 'I' SONAII OR transitor to MINIO I

Soft base current Taker 1 Box 6 change entil 1

Le (pib.


Base as Chame the WI was delay son well and giode

Off 15647. ON 501n.

Property of the state o

Internated Cincuit: 6 shaper thousister use off 1


Diode up afetts thansister use off 1



Frencht: Evert autort gran dilkrent strimi input (532)

Proposation Delay mono trèm:

Redans 210 1 2110 - T = Re Mar 1 for Remarks 2000 Problem one 1 OTRAN I MISTO 1 I, MISTAN Saturated 2000




-: (Saturation)

IB ALZUM - ILK por

L Heat generation

Soln: Diode Mantor use

M2bu



CS CamScanner

Low famout improvement.

- 1 Diode replaced by transista
- @ Multiple emilter transistor

(amplifier - common emiller)

Lowspeed improvement:

Reason: 10 stray rapacitanos.

1000 to high output transition take time.

Strag capacitance: J= RC

copacitance Constant


Re assur ent, don't I' sield-

ont chanse there and Re low Mrs organis chanse (low busy)

errors. I'c towns the BC Wish DIP SION (Kigh & 600)

Transisph itself is a voniable resistance.

The go after thansish we for early for the splitten thansish



Still there is a problem: In rase of (1,1)

for then pole configuration if the lower transisten is saturated upper on will be cut off. But, incase of (1,1) Nee full at phase splitten so,

Saturation as a result blenple (lover Saturation)

50, uprer one mid the cutoff.


but, VCE = 0.3 v (Si) (Sal)

UBE = 0.7 V (51)

So, it will be on. So, no six exma diode to make it off (reversions)

ιQ,

oV



Standard TTL

力11 一切し

· FET SIOW

· Bot Speed high

DL

RTL

ECL

(Check hom net.)

sat sun mon tue wed thu fri Date: #1 Noise it will be 1) logic get nedweed by occepted by #2 because Rome is Greaten. same for the low output. output end! 2.8-5) (2.4-5)(0-0.8) mi (0-0.4) neist blenonce JNH = VOH (min) - VIH (min) NAL = VBL (morp) - VDZ (moopp)

Digital Systems, & applications (Ref bay)

Neal S. Widener

Chapter -8 LTTL)

Recommended openating cond".

Vcc

4:5

5.5

ViH.

2

VIL

o. 8

I OL

4mA (sinking)

L WOH

-yma (sound).

TA

- 55° C

. 125° C

Current Sounce emiller (transister runnent first) (000

Current sinking emiller (transister current (170)

Propagation dely:

parent Input 50% change to output 50% change.

LPHL = Fre proposation High to Low

1 PLH =

tPLH 7 tPHL (capcater change 215 seen 7060 MT)


High TAMA Low RAG AN WEN WITT I


Anonsiska saturated, path ray. Shortcut path.

Propagation delay = trul+ trul

TIL sate standard proposation delay = 10 ns.

fower Requirement:





Faster speed, more power commption.

05/09/23 Tuestay


Terminal IT 27 That open cinquit

Better som - connect with any other import tennind



Open - collector hept open for ansumen , vce =+5V (Stray Capacitance) Low tarm High 20 time BATH change 20 20 TERC TOPY I'm onal Sto rosi sold Advantage. माज । O APTHON Rejitance desired proposation delay Resiston or what losic mes mora evi

TITL aincrit a IV chois Time off (25 dade zina privar transista lari replace trelat Danangti poin Runo use Mo current distant sing,



N2b

logic output TRISTATE three stake physically complet but beginally no connection 10011 0 10010 Him - 7 losic Vcc -0 Jou E = 0 AM WE 0 = 3 input Active low E= 0 E = 1 79 -> Standard TTL 795- Storon chan Mr. test Lichen - fort gate Cshot they transistance) 74 F - Resistance our / Rowen tolar - faster

74 L - Resistance tolar / Rover AN - 510 W

CS CamScanner

Binang. Systems

Bit = Binary digit.

Binony to hexadicimal

5 9 6

10101000

(596)

60101100

0101010

Shortent.
21s complement

Right side

12711 First 1

anser existency

111 - 000 | 000 | 500 |

1931 - 000/0100 001/000/

Binany coded Decimal.


Minimization technique:

K-Map: vanishe a Ry Tolar Ant problem.

Another techniqu: Tabulan Method.

50P , POS Table table TOFT ADJ And OR Inventer

f = AB+CD+ACD (Nand sate Fire) represent 1919 700-



conditions on the second of th

(sat) (sun) (mon) (tue) (wed) (thu) (fri) Date:

Nesatir


- Signed Magnitude (MSB is sign

Rest walners Bit is relief)

2 's complement representation

1011 (Signal 5:4) = - 3


0100







Rimiten Islice.

Jaman wavedon









waveshape - push up / push down shape remain same (Augualue not 0 ne value (+) De volu enn (-) De vom sit (un'ipolan (De insenten cht) ecippind Vout Vin りにへ

for a how every find bios Capaciba change Ne = Vin

Red volton red may 2ms


No Go Noim Po clam 7701

first quanter rycle will be O


CS CamScanner


gare. 000 Madeted Quine - McClishey Minimi ration: Method: Tabulan f = \(\left((, 4, 6, 7, 8, 9, 10, 11, 15 \right) \) # 01 1 0001 0100 / 1 4 1000 B 0110 69 1001 2 1010 V 1 D 101690111V BA Z 1011 11 1111 15 ABCD


(9) (9,0) (8,9) (8,10)	-001 01-0 100- V	(115) (1115)	- 111
(6.7) (9, 11) (10, 11)	10-1		




f = AB + ACD+ BCD+ ABC+ ABC+ BCD+ABO












€ mlo, 2, 5, 6, 7, 8, 9, 13) + D(1,1.2, 15)



1 Simplification.

(2) Implementation.