






Basics of Flip flops

Core full about the S, R, & and Q's.

(05 OCT 2023)





Reviewing the basics of flip flops

RAM \rightarrow Volatile
ROM \rightarrow Non Volatile

ROM basic CKT

(Masked Rom : can't be changed, too much costly)




Memory
 \downarrow
Volatile

Non Volatile
 \downarrow
masked Rom
 \downarrow
PROM

EPRom
(UV Rom)

EEPROM

Interconnection of column and Row will define the connection



disconnected

(polycrystalline silicon)

PROM is diode array fuse technology. So for user defined program, user can burn the fuse. So the disconnected

Diodes become masked ROM.

But once it's set it can't be undone. So programmable remains of time

EEPROM → Electrically Erasable Programmable ROM


EAPROM → Alterable

ROM — [masked PROM
EPRON
EEPROM/ER
EAPROM


FAMOS

Floating-gate Avalanche-breakdown

RAM



Basic Structure of FAMOS



Gate 2 (S, D, G are connected) is not connected.

Reverse bias is 30V and avalanche breakdown occurs. Gate 2 is charged.

Source and Drain are connected to create a channel.


UV light is used to erase the charge. EPROM.

ERASE cycle: UV Ray light


Program: 30V used.

(RAM)

(17 OCT 23)




RAM is mainly Flip Flop



Static: ঘাণাঘাট নাগে বেশি-, capacity কম,
Dynamic: Vice Versa.


Static: speedy Dynamic: slow.



Q 0 or 1
nobody
knows for
sure

MOS: switching transistor
Resistor
এই দুইই ইলেকট্রনিক RAM জা পারে করে,

মূলত power
স্বাচ্ছন্দ, ততক্ষণ
কাজ।



①
এই সময় সমস্ত
on.
∴ Load
Resistor
স্বাচ্ছন্দ করে
এই মোডে

② Transistor

Basic Memory
Cell.


! এই cell 1 bit data
store করে সুইচ



- ① Addressing
- ② Read
- ③ Write

Memory
must
have these
facilities.

Linear
For Addressing



memory block

১০. Linear approach এর Complexity বেগি,

So two Dimensional Addressing

$Y \rightarrow \boxed{5 \times 32} \text{ (decoder).}$



$$32 \times 32 = 1024$$

So now decoder required :

5x32 decoder

which will select
Row and Column.

स्वार्थान्त $X \rightarrow \text{Row}$
 $Y \rightarrow \text{Column}$.



সত্যের Row Column addressing
নং problem মোটেমুটি

प्रतिष्ठे यो ज 6 टि Transistor
आवश्यक


6 Mos memory cell of
6-transistor ন ন
বলে।

শ্রীত Row Column এর জন্য
X, Y আলাদা আলাদা

મુળે Set ના પાત્ર ।
અકાદે Read, Write.

(Complete memory cell)


Capacitor memory डिजाইন use হওয়া, Cause: Stray Capacitance
Capacitor Discharge.



Stray capacitor ভুলভাবে use করা শুরু হওয়ানোর
10ms পর্যন্ত memory রাখে, 30 10ms এর
আগে আবার মনে রাখা না হয়।

ও normally পাওয়া যায়, 1কিং মনে করিয়ে দিতে হয়, যাদের Dynamic RAM,
(Refresh) করে দিতে হয়।

<18 0CP23>




6 transistor দ্বারা
80 লক্ষ বামানে পণ্য
এটা হিসেবে use করা
শুরু হয়েছিল।

Single
transistor
is used
now a days.



1 MOS Transistor Memory Cell

Dynamic Memory



Dynamic problems of ~~memory~~ : Slower Refresh.


Destructive Reading

Destructive Reading : data read to 0 & no current flow to 0
 2(2) 5121,
 ∴ So read करके (ने) मॉल (2) मॉल (2) write करके
 फिर 2(2),

PLD → Programmable Logic Design
 PAL → Array Logic
 PLA → Logic Array

Rathore





Input (Logic Array)




	AND	OR
PLD	fixed	Programmable
PAL	programmable	fixed
PLA	programmable	programmable




$Q=1$: High state / Set state
 $\bar{Q}=1$: Low state / Reset state

(22 OCT 23)





Setup and Hold time:



S	R	Q
0	0	Q_0 (no change)
1	0	1
0	1	0
1	1	Ambiguous


positive Edge triggered



D Latch

Asynchronous input

Propagation delay: Command to go to go time after Response 2,



(26 OCT 23)


Mano

book pg 207


- problem Statement
- State table / state diagram
- Reduction of the states
- Determine the numbers of flip flop needed.
- choose the type of flip flop. (SR avoid for better)
- Excitation table and
- Minimize excitation table using Karnaugh Map
- Finally we will get logic diagram.

Example

Swapping:



or



अब हम 6 bit signal create करेंगे।

Sequence is important for both of the cases.

start signal to start