DIGITAL DESIGN

LAB3 BITWISE OPERATION IN VERILOG, GATES IN RTL VS LUT IN FPGA


WANGW6@SUSTECH.EDU.CN

LAB3

- Verilog(2)
 - Bitwise and logic operations in Verilog
 - System tasks and funcions in Verilog
- Design mode in Verilog
 - 1. Data Flow
 - 2. Data Flow vs Structrue Design(review)
- Vivado
 - Schematic of "RTL analysis" (Gates)
 - Schematic of "Synthesis" (LUT of FPGA chip)
 - active module (set as top)

DO THE DESIGN BY USING THE PRIMITIVE GATES(REVIEW-1)

Do the design to impliment the following circuit: f(a,b,c) = abc + a'b



```
//describ the structure of the circuit in Verilog
module lab3 1 gates(
  input a,
  input b,
  input c,
 output f
 //f(a,b,c) = abc + a'b
 wire not a, and1 or1, and2 or1;
  and uand1(and1_or1, a, b, c);    //and1_or1 = abc
       unot1(not_a, a); // nota = a'
      uand2(and2_or1, not_a, b); //and2_or2 = a'b
       uor1 (f, and1_or1, and2_or1); //f = abc + a'b
endmodule
```

WANGW6@SUSTECH.EDU.CN

BY USING THE PRIMITIVE GATES(REVIEW-2)

Do the design to impliment the following circuit:

```
f(a,b,c)
= \sum (2,4,5,6)
= a'bc'+ab'c'+ab'c+abc'
```

```
//describ the structure of the circuit in Verilog
//piece 2 /2 in Verilog
 not unot1(not_a, a);
                               // not_a = a'
 not unot2(not_b, b);
                               // not b = b'
                             // not_c = c'
 not unot3(not_c, c);
      uand1(and1_or1, not_a, b, not_c); //and1_or1 = a'bc'
      uand2(and2_or1, a, not_b, not_c); //and2_or1 = ab'c'
      and uand4(and4_or1, a, b, not_c);  //and4_or1 = abc'
 //f(a,b,c) = a'bc' + ab'c' + ab'c + abc'
      uor1 (f, and1_or1, and2_or1, and3_or1, and4_or1);
endmodule
```

BITWISE AND LOGICAL OPERATIONS IN VERILOG(1)

Four-valued logic (The IEEE 1364 standard): 0, 1, Z (high impedance), and X (unknown logic value).

Operator:

~	&	٨	~^	^~	!	&&	Ш

Priority (from high to low):

FITOTICY	(11)
~!	>
&	>
∧ ~∧ ∧~	>
	>
&&	>

Operator type	Operator symbols	Operation performed		
	~	Bitwise NOT (1's complement)		
	&	Bitwise AND		
Bitwise	I	Bitwise OR		
	٨	Bitwise XOR		
	~^ or ^~	Bitwise XNOR		
	1	NOT		
Logical	&&	AND		
	11	OR		

BITWISE AND LOGICAL OPERATIONS IN VERILOG(2)

Tips:

While the bit-width of the operand is 1, the bitwise operation is same as the corresponding logical operation.

While the bit-width of the operand is more than 1, the bitwise operation is NOT alway same as the corresponding logical operation.

а	b	a b	a b	a & b	a && b	~a	!a
2'b01	2'b10	2'b11	2'b01	2'b00	2'b01	2'b10	2'b00
2'b11	2'b11	2'b11	2'b01	2'b11	2'b01	2'b00	2'b00
2'b00	2'b10	2'b10	2'b01	2'b00	2'b00	2'b11	2'b01

The relationship between boolean and number in Verilog:

- 1) Zero is taken as False, None Zero is taken as True
- 2) False is represented by zero, True is represented by one.

SYSTEM TASKS AND FUNCTIONS IN VERILOG(1)

System tasks and functions: The \$ character introduces a language construct that enables development of user-defined tasks and functions. System constructs are not design semantics, but refer to **simulator** functionality. A name following the \$ is interpreted as a system task or a system function.

- > Text Output System Tasks: \$display, \$wirte, \$monitor, \$strobe, etc.
- File I/O System Tasks and Functions: \$fopen, \$fclose, \$fdisplay, \$fmonitor, etc.
- Other Common System Tasks and Functions: \$finish, \$stop, \$time, \$realtime, etc.

Tip: the System tasks and functions in Verilog are commonly used for testbench files, Not for design files.

SYSTEM TASKS AND FUNCTIONS IN VERILOG(2)


- \$\display("text_with_format_specifiers", list_of_arguments);
 - Prints the formatted message when the statement is executed. A newline is automatically added to the message.
- \$monitor("text_with_format_specifiers", list_of_arguments);
 - Invokes a background process that continuously monitors the arguments listed, and prints the formatted message whenever one of the arguments changes. A newline is automatically added to the message.

Text Formatting Codes						
%b %o %d %h %e %f %t %s	binary values octal values decimal values hex values real values—exponential real values—decimal formatted time values character strings	%m %1 \t \n \" \\"	hierarchical name of scope configuration library binding print a tab print a newline print a quote print a backslash print a percent sign			

%Ob, %Oo, %Od and %Oh truncates any leading zeros in the value.
%e and %f may specify field widths (e.g. %5.2f).
%m and %1 do not take an argument; they have an implied argument value.
The format letters are not case sensitive (i.e. %b and %B are equivalent).


SYSTEM TASKS AND FUNCTIONS IN VERILOG(2)

```
module cs207_lab3_tb( );
reg [3:0] din=4'b000;
wire valid_bcd;
cs207_lab3_bcd dut(din, valid_bcd);
always #10 \dim = \dim +1;
initial
$monitor($time,
"\tdin: %4b , valid bcd: %1b",
din, valid bcd);
initial #160 $finish;
endmodule
```



TIPS:

In Vivado, the formatted message printed by system tasks and functions would be displayed in the "Tcl Console" sub-window.



DESIGN MODE IN VERILOG - DATA FLOW

• Data flow design: using "assign" as continuous assignment, to transfer the data from input ports through variables to the output ports.

logical expression	data flow in Verilog
f(a,b,c) = abc + a'b	assign f = a & b &c ~a &b
$f(a,b,c) = \sum (2,4,5,6) = a'bc'+ab'c'+ab'c+abc'$	assign f = ~a&b&~c a&~b&~c a& ~b&c a&b&~c;

TIPS:

The priority of operator " & " is higher than the operator " | "

DATA FLOW VS STRUCTURE DESIGN(BASED ON THE PRIMITIVE GATES)

Data Flow in Verilog logical expression: f(a,b,c)= abc + a'b
assign f = a & b &c ~a &b
wire and abc, and na b;
assign and_abc = a & b &c assign and_na_b = ~a &b assign f = and_abc and_na_b;
TIPS:

Structure Design in Verilog (Based on the primitive Gates) logical expression: f(a,b,c) = abc + a'b

wire not_a, and1_or1, and2_or1;

and *uand1(and1 or1, a, b, c);*

not *unot1(not_a, a);*

and uand2(and2 or1, not a, b);

uor1(f, and1 or1, and2 or2);

wire not a, and1 or1, and2 or1;

uor1(f, and1 or1, and2 or2);


unot1(not a, a);

and uand2(and2 or1, not a, b);

and *uand1(and1 or1, a, b, c);*

Both 1 continuous assignment statement or several continuous assignment statements are ok.

TIPS: The order in which statements not in the range of 'beigin' and 'end' are written does not affect the description of the circuit, as Verilog has the parallelism characteristic.



DATA FLOW DESIGN

Demo:

a)
$$q1 = x$$

a)
$$q1 = x$$
 b) $q2 = x + xy$

endmodule

c)
$$q3=x(x + y)$$

```
circuit design,
_module lab3_df(
                        Design source file
                           in vivado
      input x,
      input y,
      output q1,
      output q2,
      output q3
      assign q1 = x;
      assign q2 = x | (x & y);
      assign q3 = x & (x | y);
 endmodule
```

```
WANGW6@SUSTECH.EDU.CN
```

```
module lab3_df_sim();
                                                         Testbench.
                                                    Simulation source file
    reg simx, simy;
                                                          in vivado
    wire simq1, simq2, simq3;
    lab3_df u_df(
    .x(simx), .y(simy), .q1(simq1), .q2(simq2), .q3(simq3));
                                                                                    waveform
                                                                          generated by the simulator based
                                                                             on the testbecn and design
    initial
                                                                                     in vivado
    begin
                             SIMULATION - Behavioral Simulation - Functional - sim_1 - lab3_u_sim
        simx=0:
                                 lab3 df.v × lab3_df_sim.v × Untitled 1
        simy=0;
                                             Q X • H H ± ± + F & • H
     #10
        simx=0:
                                   Name
                                                Value
        simy=1;
                                                      0 ns | 10 ns | 20 ns | 30 ns | 40 ns
                                   I simx
     #10
                                   la simy
        simx=1:
                                   I simq1
        simy=0;
                                    I sima2
     #10
                                    ₩ simq3
        simx=1:
        simy=1:
                                                                                           12
    end
```

SCHEMATIC IN 'RTL ANALYSIS'

```
module lab3_df(
    input x,
   input y,
    output q1,
    output q2,
    output q3
    assign q1 = x;
    assign q2 = x | (x & y);
    assign q3 = x & (x | y);
endmodule
```

```
Flow Navigator

✓ RTL ANALYSIS


✓ Open Elaborated Design

☑ Report Methodology

Report DRC


Report Noise

☑ Schematic
```



WANGW6@SUSTECH.EDU.CN


SCHEMATIC IN 'SYNTHESIS'(1)




```
SYNTHESIS
Run Synthesis
  Open Synthesized Design
      Constraints Wizard
      Edit Timing Constraints
      Set Up Debug
   Teport Timing Summary
      Report Clock Networks
      Report Clock Interaction
      Report Methodology
      Report DRC
      Report Utilization
   Neport Power
   Schematic 3
```

SCHEMATIC IN 'SYNTHESIS'(2)

 Double click the LUT(Look Up Table) in schematic window



 In the 'Cell Properties' window, choose 'Truth Table', the truth table of the cell is shown



PRACTICE1

- 1. Do the circuit design:
 - A 3-input circuit is described in the right truth table
 - Express the output using o1 = sum of minterm form, o2 = simplified sum of product form, and o3 = simplified product of sum form, with outputs o1, o2 and o3.
 - Implement the circuit by using data flow
- 2. Get the schematic of the circuit in "RTL analysis" and "Synthesis" respectively, describe the differences between them.

Х	У	Z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

PRACTICE1


• 3. create testbench, do simulation to verify function of the design.

make your conclusion about the following the by using the waveform of simluation.

$$F = o1 = o2 = o3$$

• 4. generate bitstream file, test the circuit on the board





Instead of adding constraint in Constraint Wizard GUI, you can directly create a constraint (.xdc) file

```
set_property IOSTANDARD LVCMOS33 [get_ports sig_a]
set_property PACKAGE_PIN P5 [get_ports sig_a]
set_property IOSTANDARD LVCMOS33 [get_ports {sig_b[0]}]
set_property PACKAGE_PIN K6 [get_ports {sig_b[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sig_b[1]}]
set_property PACKAGE_PIN K9 [get_ports {sig_b[1]}]
```

```
moduel top(
input sig_a,
output [1:0] sig_b
);
```

WANGW6@SUSTECH.EDU.CN

```
set_property IOSTANDARD LVCMOS33 [get_ports sig a]
set_property PACKAGE_PIN P5 [get_ports sig_a]
set_property IOSTANDARD LVCMOS33 [get_ports {sig_b[0]}]
set_property PACKAGE_PIN K6 get_ports {sig_b[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sig_b[1]}] sig_b
set_property PACKAGE_PIN K9 [get_ports {sig_b[1]}]
```

PRACTICE2(OPTIONAL)

- Design a circuit to get the addition of two two-bit unsigned numbers:
 - In the design, the operator "+" in verilog in not allowed here.
 - Build a test bench to verify the function of your design.
 - Programe the the FPGA chip with the bitstream file, then test the design.

a[1]	a[0]	b[1]	b[0]	sum[2]	sum[1]	sum[0]
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

TIPS1

- List the Truth-table of the circuit.
- Recode it's logical expression about every bit of output and the inputs.

```
sum[0] = ...; sum[1]=....; sum[2]=....;
sum[2] = a[1]' a[0] b[1] b[0] + a[1] a[0]' b[1] b[0]' + ...
```

 Using bitwise operator "&", "|" and "~" to express the logical expression in verilog(Don't forget the keyword "assign" in verilog).


assign sum[2] = \sim a[1] & a[0] & b[1] & b[0] | a[1] & \sim a[0] & b[1] & \sim b[0] | ...

I	a[1]	a[0]	b[1]	b[0]	sum[2]	sum[1]	sum[0]
	0	0	0	0	0	0	0
Ų.	0	0	0	1	0	0	1
k	0	0	1	0	0	1	0
	0	0	1	1	0	1	1
	0	1	0	0	0	0	1
J	0	1	0	1	0	1	0
1	0	1	1	0	0	1	1
1	0	1	1	1	1	0	0
	1	0	0	0	0	1	0
	1	0	0	1	0	1	1
	1	0	1	0	1	0	0
ı	1	0	1	1	1	0	1
Į	1	1	0	0	0	1	1
ı	1	1	0	1	1	0	0
	1	1	1	0	1	0	1
	1	1	1	1	1	1	0

Q: How many gates needed in this circuit? is it too much?

PRACTICE3(OPTIONAL)

- Design a circuit to get the addition of two two-bit unsigned numbers:
 - In the design:
 - the operator "+" in verilog in NOT allowed here.
 - using gates as less as possible.
 - Build a test bench to verify the function of your design.




TIP2

Simplify the circuit by using karnaugh map.

a[1]	a[0]	b[1]	b[0]	sum[0]
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

Before the simplification, there are only ? not gate(s), ? and gate(s) and ? or gate(s) in the circuit.

sum[b[1]b[0]					
Sumi	00	01	11	10		
	00		1	1		
[1] [0]	01	1			1	
a[1]a[0]	11	1			1	
	10		1	1		




After simplified by using karnaugh map, the circuit about sum[0] and a,b in Verilog is: assign sum[0]= \sim a[0]&b[0] + \sim b[0]&a[0];

How many not gate(s), and gate(s) and or gate(s) are used?

VIVADO OPERATION TIPS

- In Vivado project, top module is treated as active.
 - in Design source, active module work with active constraints file to generate the bitstream file.
 - in Simulation source, active module is runned by the simulator to generate the waveform.
- There is only 1 top module in Design Sources and 1 top module in Simultion Sources.
- The top module could be set by manual.
 - 1. left click on the file to choose the one(in the demo on the right picture it is lab3_practice_add2bit)
 - 2. right click on it to invoke the pop-up window, click "Set as Top" in it.

Before setting, "lab3_gates" is top module in Design sources



After setting, the top module in Design sources has changed tobe lab3_practic_add2bit.

