

# Thiết kế hệ thống nhúng-EE4251

---


GV: ĐÀO ĐỨC THỊNH

KHOA TỰ ĐỘNG HOÁ-TRƯỜNG ĐIỆN ĐIỆN TỬ-ĐHBK HN



# ARM

---

- Mô tả chung ARM Ltd
  - Cấu trúc ARM
  - Tập lệnh
  - Thiết kế hệ thống dựa trên ARM
  - Công cụ phát triển
- 

# Mô tả chung ARM Ltd

---

- Acorn Computers Limited, based in Cambridge, England.
- In 1979, Acorn Atom released. Used the Rockwell 6502 1Mhz 8 bit CPU. Used in Apple II.
- Acorn makes agreement with the BBC ( British Broadcasting Corporation),for a new computer design
- In 1981, BBC “The Computer Programme”project need to have a computer to demonstrate various tasks including “teletext/telesoftware, comms, controlling hardware, programming, artificial intelligence, graphics, sound and music, etc.
- As Acorn can't find any processor ready on the market is acceptable for their needs, they wanted to design a new processor.
- Influenced by the Berkeley RISC I CPU.
- After some custom modifications by Acorn, a new RISC processor was designed
- The ARM ( Advanced RISC Machine ).

# Mô tả chung ARM Ltd

---

## **Acorn - a Computer Manufacturer**

### **1983:**

- Acorn Limited:
- Dominant position in UK personal computer market with Rockwell/MOS Technology 6502 (8- Bit) CPU.

### **1983:**

- 16- Bit CISC CPU's slower than standard memory ports with long interrupt latencies

### **1983- 85:**

- Acorn designed the first commercial RISC CPU:
- Acorn Risc Machine (ARM)

### **1990:**

- Advanced Risc Machine was formed to broaden the market beyond Acorn's product range

# Mô tả chung ARM Ltd

---

## **1990:**

- Startup with 12 engineers and 1 CEO
- No patents, no customers, very little money

## **Mid- 1990s:**

- T. I. licensed ARM7
- Incorporated into a chip for mobile phones


## **IPO Spring 1998**

- 13 millionaires

# Mô tả chung ARM Ltd

---

## ARM's Activities



# Mô tả chung ARM Ltd

## ARM Connected Community – 700+



# Mô tả chung ARM Ltd


## Huge Range of Applications





# Mô tả chung ARM Ltd


## World's Smallest ARM Computer?



# Mô tả chung ARM Ltd


---

## World's Largest ARM Computer?



# Mô tả chung ARM Ltd

## From 1mm<sup>3</sup> to 1km<sup>3</sup>



# Tại sao ARM?

---

- Một trong những lõi xử lý được cấp phép nhiều nhất và do đó phổ biến rộng rãi trên thế giới
  - Được sử dụng trong PDA, điện thoại di động, máy nghe nhạc đa phương tiện, máy chơi game cầm tay, TV kỹ thuật số và máy ảnh, TV kỹ thuật số và máy ảnh
  - ARM7: GBA, iPod
  - ARM9: NDS PSP Sony Ericsson BenQ , PSP, Sony Ericsson, BenQ
  - ARM11: Apple iPhone, Nokia N93, N800
  - 90% bộ xử lý RISC nhúng 32-bit tính đến năm 2009
- Được sử dụng đặc biệt trong các thiết bị di động do tính chất điện năng tiêu thụ thấp và hiệu suất hợp lý.

# VXL ARM

---

- Một thiết kế đơn giản nhưng mạnh mẽ
- Một loạt thiết kế chia sẻ chung nguyên tắc thiết kế và tập lệnh

# Đặt tên ARM

---

ARMxyzTDMIEJFS

- x: series
- y: MMU
- z: cache
- T: Thumb
- D: debugger
- M: Multiplier
- I: EmbeddedICE (built-in debugger hardware)
- E: Enhanced instruction
- J : Jazelle (JVM)
- F: Floating-point
- S : Synthesizable version (source code version for EDA tools)

# Đặt tên ARM

---

- ARM7TDMI
  - 3 pipeline stages (fetch/decode/execute)
  - High code density/low power consumption
  - One of the most used ARM-version (for low-end systems)
  - All ARM cores after ARM7TDMI include TDMI even if they do not include TDMI in their labels
- ARM9TDMI
  - Compatible with ARM7
  - 5 stages (fetch/decode/execute/memory/write)
  - Separate instruction and data cache
- ARM11

# Đặt tên ARM

---

ARM family attribute comparison.

| year                   | 1995        | 1997                     | 1999                    | 2003                    |
|------------------------|-------------|--------------------------|-------------------------|-------------------------|
|                        | ARM7        | ARM9                     | ARM10                   | ARM11                   |
| Pipeline depth         | three-stage | five-stage               | six-stage               | eight-stage             |
| Typical MHz            | 80          | 150                      | 260                     | 335                     |
| mW/MHz <sup>a</sup>    | 0.06 mW/MHz | 0.19 mW/MHz<br>(+ cache) | 0.5 mW/MHz<br>(+ cache) | 0.4 mW/MHz<br>(+ cache) |
| MIPS <sup>b</sup> /MHz | 0.97        | 1.1                      | 1.3                     | 1.2                     |
| Architecture           | Von Neumann | Harvard                  | Harvard                 | Harvard                 |
| Multiplier             | 8 × 32      | 8 × 32                   | 16 × 32                 | 16 × 32                 |

<sup>a</sup> Watts/MHz on the same 0.13 micron process.


<sup>b</sup> MIPS are Dhrystone VAX MIPS.




# Cấu trúc ARM

---

- ARM Cortex-**A** family (v7-A):
  - Applications processors for full OS and 3<sup>rd</sup> party applications
- ARM Cortex-**R** family (v7-R):
  - Embedded processors for real-time signal processing, control applications
- ARM Cortex-**M** family (v7-M):
  - Microcontroller-oriented processors for MCU and SoC applications




# Cấu trúc ARM



# Cấu trúc ARM


## Cortex-A8

- Architecture v7A
- MMU
- AXI
- VFP & NEON support




## Cortex-R4

- Architecture v7R
- MPU (optional)
- AXI
- Dual Issue




## Cortex-M3

- Architecture v7M
- MPU (optional)
- AHB Lite & APB



# Cấu trúc ARM



# Cấu trúc ARM

---


| ARM Cortex-M0 processor features       | Full product options | "M0_DS" implementation |
|--|----------------------|------------------------|
| Zero jitter 32-bit RISC core           | ✓                    | ✓                      |
| AMBA AHB-lite interface                | ✓                    | ✓                      |
| ARMv6-M instruction set architecture   | ✓                    | ✓                      |
| NVIC Interrupt controller              | ✓                    | ✓                      |
| Interrupt line configurations          | 1 to 32              | 16 only                |
| Debug (SWD, JTAG) option               | ✓                    |                        |
| Up to 4 breakpoints, 2 watchpoints     | ✓                    |                        |
| Low power optimisations (ACG)          | ✓                    |                        |
| Multiple power domain support with WIC | ✓                    |                        |
| Fast multiplier (1 cycle) option       | ✓                    |                        |
| System timer                           | ✓                    | ✓                      |
| <b>Area (gates)</b>                    | <b>12k – 25k</b>     | <b>16K</b>             |

Minimum usable

# Cấu trúc ARM


## The Thumb-2 instruction set

- Variable-length instructions
  - ARM instructions are a fixed length of 32 bits
  - Thumb instructions are a fixed length of 16 bits
  - Thumb-2 instructions can be either 16-bit or 32-bit
- Thumb-2 gives approximately 26% improvement in code density over ARM
- Thumb-2 gives approximately 25% improvement in performance over Thumb



# Cấu trúc ARM


## ARM architecture



# Cấu trúc ARM

## ARM architecture

- Load/store architecture
- A large array of uniform registers
- Fixed-length 32-bit instructions
- 3-address instructions





# Cấu trúc ARM

---


Thanh ghi

Only 16 registers are visible to a specific mode. A mode could access

- A particular set of r0-r12
- r13 ( sp, stack pointer)
- r14 (lr, link register)
- r15 ( pc, program counter)
- Current program status register (cpsr)
- The uses of r0-r13 are orthogonal

# Cấu trúc ARM

## General-purpose registers



- 6 data types (signed/unsigned)
- All ARM operations are 32-bit. Shorter data types are only supported by data transfer operations.

# Cấu trúc ARM

---

## **Program counter**

---

- Store the address of the instruction to be executed
- All instructions are 32-bit wide and word-aligned
- Thus, the last two bits of pc are undefined.

# Cấu trúc ARM

---

## Data alignment



- Prior to architecture v6 data accesses must be appropriately aligned for access size
  - Unaligned addresses will produce unexpected/undefined results



- Unaligned data can be accessed using multiple aligned accesses combined with shift/mask operations

# Cấu trúc ARM

## Program status register (CPSR)



# Cấu trúc ARM



## Processor modes



| Processor mode |     | Description  |
|----------------|-----|--|
| User           | usr | Normal program execution mode                          |
| FIQ            | fiq | Supports a high-speed data transfer or channel process |
| IRQ            | irq | Used for general-purpose interrupt handling            |
| Supervisor     | svc | A protected mode for the operating system              |
| Abort          | abt | Implements virtual memory and/or memory protection     |
| Undefined      | und | Supports software emulation of hardware coprocessors   |
| System         | sys | Runs privileged operating system tasks                 |


# Cấu trúc ARM

## Register organization



# Cấu trúc ARM

## Interrupts






# Cấu trúc ARM

## Exception Handling

- When an exception occurs, the core:
  - Copies CPSR into SPSR\_<mode>
  - Sets appropriate CPSR bits
    - Change to ARM state
    - Change to exception mode
    - Disable interrupts (if appropriate)
  - Stores the return address in LR\_<mode>
  - Sets PC to vector address
- To return, exception handler needs to:
  - Restore CPSR from SPSR\_<mode>
  - Restore PC from LR\_<mode>
- Must be done in ARM state in most cores, but...  
...Thumb-2 capable cores can do this in Thumb state




**Vector Table**

Vector table can also be at  
0xFFFF0000 on most cores

# Tập lệnh ARM

## Instruction sets




- ARM/Thumb/Jazelle

|   | ARM ( <i>cpsr</i> $T = 0$ )  | Thumb ( <i>cpsr</i> $T = 1$ )                              |
|---|--|--|
| Instruction size                          | 32-bit   | 16-bit   |
| Core instructions                         | 58   | 30   |
| Conditional execution <sup>a</sup>        | most   | only branch instructions                                   |
| Data processing instructions              | access to barrel shifter and ALU   | separate barrel shifter and ALU instructions               |
| Program status register                   | read-write in privileged mode  | no direct access   |
| Register usage                            | 15 general-purpose registers + <i>pc</i>   | 8 general-purpose registers + 7 high registers + <i>pc</i> |
| Jazelle ( <i>cpsr</i> $T = 0$ , $J = 1$ ) |  |  |
| Instruction size                          | 8-bit  |  |
| Core instructions                         | Over 60% of the Java bytecodes are implemented in hardware; the rest of the codes are implemented in software. |  |

# Tập lệnh ARM


## Pipeline



ARM7 (Fetch) → (Decode) → (Execute)

ARM9 (Fetch) → (Decode) → (Execute) → (Memory) → (Write)

In execution, pc always 8 bytes ahead



# Tập lệnh ARM

---

Việc thực hiện rẽ nhánh hoặc thay đổi PC làm cho Core ARM làm sạch pipeline

- ARM10 bắt đầu sử dụng dự đoán nhánh
- Một lệnh trong giai đoạn thực thi sẽ hoàn thành mặc dù một ngắt đã gọi. Các lệnh khác trong pipeline bị bỏ

# Tập lệnh ARM

## ARM Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.

- This improves code density *and* performance by reducing the number of forward branch instructions.

```
CMP    r3,#0
BEQ    skip
ADD    r0,r1,r2
skip
```



```
CMP    r3,#0
ADDNE  r0,r1,r2
```

- By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using “S”. CMP does not need “S”.

```
loop
SUBS   r1,r1,#1
BNE    loop
```



Annotations:

- decrement r1 and set flags (points to SUBS)
- if Z flag clear then branch (points to BNE)

# Tập lệnh ARM

**ARM**

## Condition Codes

- The possible condition codes are listed below:
  - Note AL is the default and does not need to be specified

| Suffix       | Description             | Flags tested |
|--------------|-------------------------|--------------|
| <b>EQ</b>    | Equal                   | Z=1          |
| <b>NE</b>    | Not equal               | Z=0          |
| <b>CS/HS</b> | Unsigned higher or same | C=1          |
| <b>CC/LO</b> | Unsigned lower          | C=0          |
| <b>MI</b>    | Minus                   | N=1          |
| <b>PL</b>    | Positive or Zero        | N=0          |
| <b>VS</b>    | Overflow                | V=1          |
| <b>VC</b>    | No overflow             | V=0          |
| <b>HI</b>    | Unsigned higher         | C=1 & Z=0    |
| <b>LS</b>    | Unsigned lower or same  | C=0 or Z=1   |
| <b>GE</b>    | Greater or equal        | N=V          |
| <b>LT</b>    | Less than               | N!=V         |
| <b>GT</b>    | Greater than            | Z=0 & N=V    |
| <b>LE</b>    | Less than or equal      | Z=1 or N!=V  |
| <b>AL</b>    | Always                  |              |

# Tập lệnh ARM

## ARM

## Examples of conditional execution

### ■ Use a sequence of several conditional instructions

```
if (a==0) func(1);  
    CMP     r0,#0  
    MOVEQ   r0,#1  
    BLEQ    func
```

### ■ Set the flags, then use various condition codes

```
if (a==0) x=0;  
if (a>0)  x=1;  
    CMP     r0,#0  
    MOVEQ   r1,#0  
    MOVGT   r1,#1
```

### ■ Use conditional compare instructions

```
if (a==4 || a==10) x=0;  
    CMP     r0,#4  
    CMPNE   r0,#10  
    MOVEQ   r1,#0
```

# Tập lệnh ARM

**ARM**

## Branch instructions

- Branch : `B{<cond>} label`
- Branch with Link : `BL{<cond>} subroutine_label`



- The processor core shifts the offset field left by 2 positions, sign-extends it and adds it to the PC
  - $\pm 32$  Mbyte range
  - How to perform longer branches?



# Tập lệnh ARM

**ARM**

## Data processing Instructions

- **Consist of :**

- Arithmetic:      **ADD**      **ADC**      **SUB**      **SBC**      **RSB**      **RSC**
- Logical:          **AND**      **ORR**      **EOR**      **BIC**
- Comparisons:    **CMP**      **CMN**      **TST**      **TEQ**
- Data movement: **MOV**      **MVN**

- **These instructions only work on registers, NOT memory.**


- **Syntax:**

**<Operation>(<cond>){S} Rd, Rn, Operand2**


- Comparisons set flags only - they do not specify Rd
- Data movement does not specify Rn

- **Second operand is sent to the ALU via barrel shifter.**

# Tập lệnh ARM



# Tập lệnh ARM




# Tập lệnh ARM

## ARM

## Immediate constants (1)

- No ARM instruction can contain a 32 bit immediate constant
  - All ARM instructions are fixed as 32 bits long
- The data processing instruction format has 12 bits available for operand2



Quick Quiz:  
0xe3a004ff  
MOV r0, #???


- 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
- Rule to remember is “8-bits shifted by an even number of bit positions”.

# Tập lệnh ARM

## ARM

## Immediate constants (2)

### ■ Examples:



### ■ The assembler converts immediate values to the rotate form:

- `MOV r0, #4096` ; uses 0x40 ror 26
- `ADD r1, r2, #0xFF0000` ; uses 0xFF ror 16

### ■ The bitwise complements can also be formed using MVN:

- `MOV r0, #0xFFFFFFFF` ; assembles to `MVN r0, #0`

### ■ Values that cannot be generated in this way will cause an error.

# Tập lệnh ARM

**ARM**

Loading 32 bit constants

- To allow larger constants to be loaded, the assembler offers a pseudo-instruction:
  - `LDR rd, =const`
- This will either:
  - Produce a `MOV` or `MVN` instruction to generate the value (if possible).
- or
  - Generate a `LDR` instruction with a PC-relative address to read the constant from a *literal pool* (Constant data area embedded in the code).
- For example
  - `LDR r0, =0xFF`      =>      `MOV r0, #0xFF`
  - `LDR r0, =0x55555555`      =>      `LDR r0, [PC, #Imm12]`
  - ...  
...  
`DCD 0x55555555`
- This is the recommended way of loading constants into a register

39v10 The ARM Architecture

37

# Tập lệnh ARM

**ARM**

**Multiply**

■ **Syntax:**

- |  |  |
|--|--|
| ■ <b>MUL</b> {<cond>}{S} Rd, Rm, Rs              | $Rd = Rm * Rs$                         |
| ■ <b>MLA</b> {<cond>}{S} Rd, Rm, Rs, Rn          | $Rd = (Rm * Rs) + Rn$                  |
| ■ <b>[U]S</b> MULL{<cond>}{S} RdLo, RdHi, Rm, Rs | $RdHi, RdLo := Rm * Rs$                |
| ■ <b>[U]S</b> MLAL{<cond>}{S} RdLo, RdHi, Rm, Rs | $RdHi, RdLo := (Rm * Rs) + RdHi, RdLo$ |

■ **Cycle time**

- Basic MUL instruction
  - 2-5 cycles on ARM7TDMI
  - 1-3 cycles on StrongARM/XScale
  - 2 cycles on ARM9E/ARM102xE
- +1 cycle for ARM9TDMI (over ARM7TDMI)
- +1 cycle for accumulate (not on 9E though result delay is one cycle longer)
- +1 cycle for "long"

- Above are "general rules" - refer to the TRM for the core you are using for the exact details

# Tập lệnh ARM

**ARM**

## Single register data transfer

|       |      |                      |
|-------|------|----------------------|
| LDR   | STR  | Word                 |
| LDRB  | STRB | Byte                 |
| LDRH  | STRH | Halfword             |
| LDRSB |      | Signed byte load     |
| LDRSH |      | Signed halfword load |

- **Memory system must support all access sizes**

- **Syntax:**

- **LDR**{<cond>}{<size>} Rd, <address>
- **STR**{<cond>}{<size>} Rd, <address>

e.g. **LDREQB**




# Tập lệnh ARM

## ARM

## Address accessed

- Address accessed by LDR/STR is specified by a base register plus an offset
- For word and unsigned byte accesses, offset can be
  - An unsigned 12-bit immediate value (ie 0 - 4095 bytes).  
`LDR r0, [r1, #8]`
  - A register, optionally shifted by an immediate value  
`LDR r0, [r1, r2]`  
`LDR r0, [r1, r2, LSL#2]`
- This can be either added or subtracted from the base register:  
`LDR r0, [r1, #-8]`  
`LDR r0, [r1, -r2]`  
`LDR r0, [r1, -r2, LSL#2]`
- For halfword and signed halfword / byte, offset can be:
  - An unsigned 8 bit immediate value (ie 0-255 bytes).
  - A register (unshifted).
- Choice of *pre-indexed* or *post-indexed* addressing

# Tập lệnh ARM



# Tập lệnh ARM

**ARM**

LDM / STM operation

- **Syntax:**  
`<LDM|STM>{<cond>}<addressing_mode> Rb{!}, <register list>`
- **4 addressing modes:**
  - LDMIA / STMIA      increment after
  - LDMIB / STMIB    increment before
  - LDMDA / STMDA    decrement after
  - LDMDB / STMDB    decrement before

LDMxx r10, {r0,r1,r4}  
STMxx r10, {r0,r1,r4}

Base Register (Rb) r10 →

IA

IB

DA

DB

Increasing Address

# Tập lệnh ARM

**ARM****Software Interrupt (SWI)**

31 28 27 24 23 0

Cond 1 1 1 1 SWI number (ignored by processor)


Condition Field

- Causes an exception trap to the SWI hardware vector
- The SWI handler can examine the SWI number to decide what operation has been requested.
- By using the SWI mechanism, an operating system can implement a set of privileged operations which applications running in user mode can request.
- Syntax:
  - `SWI{<cond>} <SWI number>`

# Tập lệnh ARM


## ARM

### PSR Transfer Instructions




- MRS and MSR allow contents of CPSR / SPSR to be transferred to / from a general purpose register.
- Syntax:
  - **MRS**{<cond>} Rd,<psr> ; Rd = <psr>
  - **MSR**{<cond>} <psr[\_fields]>,<Rm> ; <psr[\_fields]> = Rm
- where
  - <psr> = CPSR or SPSR
  - [\_fields] = any combination of 'fsxc'
- Also an immediate form
  - **MSR**{<cond>} <psr\_fields>,#Immediate
- In User Mode, all bits can be read but only the condition flags (\_f) can be written.

# Tập lệnh ARM




# Tập lệnh ARM

| ARM  | Thumb  |
|--|--|
| <ul style="list-style-type: none"><li>■ <b>Thumb is a 16-bit instruction set</b><ul style="list-style-type: none"><li>■ Optimised for code density from C code (~65% of ARM code size)</li><li>■ Improved performance from narrow memory</li><li>■ Subset of the functionality of the ARM instruction set</li></ul></li><li>■ <b>Core has additional execution state - Thumb</b><ul style="list-style-type: none"><li>■ Switch between ARM and Thumb using <b>BX</b> instruction</li></ul></li></ul> |  |
| <div>ADDS r2,r2,#1</div> <div>32-bit ARM Instruction</div> <div></div> <div><div>ADD r2,#1</div><div>16-bit Thumb Instruction</div></div>  | <p><b>For most instructions generated by compiler:</b></p> <ul style="list-style-type: none"><li>■ Conditional execution is not used</li><li>■ Source and destination registers identical</li><li>■ Only Low registers used</li><li>■ Constants are of limited size</li><li>■ Inline barrel shifter not used</li></ul> |


# System design

---






# System design




# System design



# Tools

## ARM Debug Architecture



# Tools

---

## Keil Development Tools for ARM

---



- Includes ARM macro assembler, compilers (ARM RealView C/C++ Compiler, Keil CARM Compiler, or GNU compiler), ARM linker, Keil uVision Debugger and Keil uVision IDE
- Keil uVision Debugger accurately simulates on-chip peripherals (I<sup>2</sup>C, CAN, UART, SPI, Interrupts, I/O Ports, A/D and D/A converters, PWM, etc.)
- Evaluation Limitations
  - 16K byte object code + 16K data limitation
  - Some linker restrictions such as base addresses for code/constants
  - GNU tools provided are not restricted in any way
- <http://www.keil.com/demo/>