Thiết kế hệ thống nhúng-EE4251

GV: ĐÀO ĐỨC THỊNH

KHOA TỰ ĐỘNG HOÁ-TRƯỜNG ĐIỆN ĐIỆN TỬ-ĐHBK HN

ARM

- Mô tả chung ARM Ltd
- Cấu trúc ARM
- Tập lệnh
- Thiết kế hệ thống dựa trên ARM
- Công cụ phát triển

- Acorn Computers Limited, based in Cambridge, England.
- In 1979, Acorn Atom released. Used the Rockwell 6502 1Mhz 8 bit CPU. Used in Apple II.
- Acorn makes agreement with the BBC (British Broadcasting Corporation), for a new computer design
- In 1981, BBC "The Computer Programme" project need to have a computer to demonstrate various tasks including "teletext/telesoftware, comms, controlling hardware, programming, artificial intelligence, graphics, sound and music, etc.
- As Acorn can't find any processor ready on the market is acceptable for their needs, they wanted to design a new processor.
- Influenced by the Berkeley RISC I CPU.
- After some custom modifications by Acorn, a new RISC processor was designed
- The ARM (Advanced RISC Machine).

Acorn - a Computer Manufacturer

1983:

- Acorn Limited:
- Dominant position in UK personal computer market with Rockwell/MOS Technology 6502 (8- Bit) CPU.

1983:

 16- Bit CISC CPU's slower than standard memory ports with long interrupt latencies

1983-85:

- Acorn designed the first commercial RISC CPU:
- Acorn Risc Machine (ARM)

1990:

 Advanced Risc Machine was formed to broaden the market beyond Acorn's product range

1990:

- Startup with 12 engineers and 1 CEO
- No patents, no customers, very little money

Mid- 1990s:

- T. I. licensed ARM7
- Incorporated into a chip for mobile phones

IPO Spring 1998

13 millionaires

ARM's Activities




ARM Connected Community – 700+



Huge Range of Applications



World's Smallest ARM Computer?







University of Michigan

Wirelessly networked into large scale sensor arrays

World's Largest ARM Computer?



From 1mm³ to 1km³



Tại sao ARM?

- Một trong những lõi xử lý được cấp phép nhiều nhất và do đó phổ biến rộng rãi trên thế giới
 - Được sử dụng trong PDA, điện thoại di động, máy nghe nhạc đa phương tiện, máy chơi game cầm tay, TV kỹ thuật số và máy ảnh, TV kỹ thuật số và máy ảnh
 - ARM7: GBA, iPod
 - ARM9: NDS PSP Sony Ericsson BenQ, PSP, Sony Ericsson, BenQ
 - ARM11: Apple iPhone, Nokia N93, N800
 - 90% bộ xử lý RISC nhúng 32-bit tính đến năm 2009
- Được sử dụng đặc biệt trong các thiết bị di động do tính chất điện năng tiêu thụ thấp và hiệu suất hợp lý.

VXLARM

- Một thiết kế đơn giản nhưng mạnh mẽ
- Một loạt thiết kế chia sẻ chung nguyên tắc thiết kế và tập lệnh

Đặt tên ARM

ARMxyzTDMIEJFS

- x: series
- y: MMU
- z: cache
- T: Thumb
- D: debugger
- M: Multiplier
- I: EmbeddedICE (built-in debugger hardware)
- E: Enhanced instruction
- J : Jazelle (JVM)
- F: Floating-point
- S : Synthesizible version (source code version for EDA tools)

Đặt tên ARM

- ARM7TDMI
- 3 pipeline stages (fetch/decode/execute)
- High code density/low power consumption
- One of the most used ARM-version (for low-end systems)
- All ARM cores after ARM7TDMI include TDMI even if they do not include TDMI in their labels
- ARM9TDMI
- Compatible with ARM7
- 5 stages (fetch/decode/execute/memory/write)
- Separate instruction and data cache
- ARM11

Đặt tên ARM


ARM family attribute comparison.


| year | 1995 | 1997 | 1999 | 2003 |
|------------------------|---------------|---------------|----------------|----------------|
| | ARM7 | ARM9 | ARM10 | ARM11 |
| Pipeline depth | three-stage | five-stage | six-stage | eight-stage |
| Typical MHz | 80 | 150 | 260 | 335 |
| mW/MHz ^a | 0.06 mW/MHz | 0.19 mW/MHz | 0.5 mW/MHz | 0.4 mW/MHz |
| | | (+ cache) | (+ cache) | (+ cache) |
| MIPS ^b /MHz | 0.97 | 1.1 | 1.3 | 1.2 |
| Architecture | Von Neumann | Harvard | Harvard | Harvard |
| Multiplier | 8×32 | 8×32 | 16×32 | 16×32 |

 $^{^{\}rm a}$ Watts/MHz on the same 0.13 micron process.

 $^{^{\}rm b}$ MIPS are Dhrystone VAX MIPS.

- ARM Cortex-A family (v7-A):
 - Applications processors for full OS and 3rd party applications
- ARM Cortex-R family (v7-R):
 - Embedded processors for real-time signal processing, control applications
- ARM Cortex-M family (v7-M):
 - Microcontroller-oriented processors for MCU and SoC applications





Cortex-A8


- Architecture v7A
- MMU
- AXI
- VFP & NEON support


Cortex-R4


- Architecture v7R
- MPU (optional)
- AXI
- Dual Issue


Cortex-M3

- Architecture v7M
- MPU (optional)
- AHB Lite & APB











| ARM Cortex-M0 processor features | Full product options | "M0_DS" implementation | |
|--|----------------------|---------------------------|--|
| Zero jitter 32-bit RISC core | 1 | 1 | |
| AMBA AHB-lite interface | 1 | V | |
| ARMv6-M instruction set architecture | - | ✓ Mini | |
| NVIC Interrupt controller | ✓ | ✓ | |
| Interrupt line configurations | 1 to 32 | Minimum usable | |
| Debug (SWD, JTAG) option | 1 | J ble | |
| Up to 4 breakpoints, 2 watchpoints | / | | |
| Low power optimisations (ACG) | 7 | | |
| Multiple power domain support with WIC | 1 | | |
| Fast multiplier (1 cycle) option | 1 | | |
| System timer | ✓ | 1 | |
| Area (gates) | 12k - 25k | 16K | |

The Thumb-2 instruction set

- Variable-length instructions
 - ARM instructions are a fixed length of 32 bits
 - Thumb instructions are a fixed length of 16 bits
 - Thumb-2 instructions can be either 16-bit or 32-bit
- Thumb-2 gives approximately 26% improvement in code density over ARM
- Thumb-2 gives approximately 25% improvement in performance over Thumb




ARM architecture



ARM architecture

- Load/store architecture
- A large array of uniform registers
- Fixed-length 32-bit instructions
- 3-address instructions



Thanh ghi

Only 16 registers are visible to a specific mode. A mode could access

- A particular set of r0-r12
- r13 (sp, stack pointer)
- r14 (lr, link register)
- r15 (pc, program counter)
- Current program status register (cpsr)
- The uses of r0-r13 are orthogonal


- 6 data types (signed/unsigned)
- All ARM operations are 32-bit. Shorter data types are only supported by data transfer operations.

Program counter

- Store the address of the instruction to be executed
- All instructions are 32-bit wide and wordaligned
- Thus, the last two bits of pc are undefined.

Data alignment


- Prior to architecture v6 data accesses must be appropriately aligned for access size
 - Unaligned addresses will produce unexpected/undefined results



 Unaligned data can be accessed using multiple aligned accesses combined with shift/mask operations

Program status register (CPSR)






Processor modes




| Processor mode | | Description | |
|----------------|-----|--|--|
| User | usr | Normal program execution mode | |
| FIQ | fiq | Supports a high-speed data transfer or channel process | |
| IRQ | irq | Used for general-purpose interrupt handling | |
| Supervisor | svc | A protected mode for the operating system | |
| Abort | abt | Implements virtual memory and/or memory protection | |
| Undefined | und | Supports software emulation of hardware coprocessors | |
| System | sys | Runs privileged operating system tasks | |





Exception Handling

- When an exception occurs, the core:
 - Copies CPSR into SPSR_<mode>
 - Sets appropriate CPSR bits
 - Change to ARM state
 - Change to exception mode
 - Disable interrupts (if appropriate)
 - Stores the return address in LR <mode>
 - Sets PC to vector address
- To return, exception handler needs to:
 - Restore CPSR from SPSR_<mode>
 - Restore PC from LR_<mode>



Vector Table

Vector table can also be at 0xFFFF0000 on most cores

- Must be done in ARM state in most cores, but...
 - ...Thumb-2 capable cores can do this in Thumb state

Tập lệnh ARM


Instruction sets



• ARM/Thumb/Jazelle

| | ARM (cpsr T = 0) | Thumb ($cpsr T = 1$) |
|--|---|--|
| Instruction size | 32-bit | 16-bit |
| Core instructions | 58 | 30 |
| Conditional executior Data processing instructions Program status registe Register usage | access to barrel shifter and ALU | only branch instructions separate barrel shifter and ALU instructions no direct access 8 general-purpose registers +7 high registers +pc |
| Instruction size | Fazelle (cpsr $T = 0, J = 1$) 8-bit Over 60% of the Java bytecodes are imposed the rest of the codes are implemented | |

Tập lệnh ARM



Tập lệnh ARM

Việc thực hiện rẽ nhánh hoặc thay đổi PC làm cho Core ARM làm sạch pipeline

- ARM10 bắt đầu sử dụng dự đoán nhánh
- Một lệnh trong giai đoạn thực thi sẽ hoàn thành mặc dù một ngắt đã gọi. Các lệnh khác trong pipeline bị bỏ

ARM Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code field.
 - This improves code density and performance by reducing the number of forward branch instructions.

```
CMP r3,#0 CMP r3,#0
BEQ skip ADDNE r0,r1,r2
kip
```

By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". CMP does not need "S".

```
SUBS r1,r1,#1 decrement r1 and set flags
BNE loop if Z flag clear then branch
```


ARM


Condition Codes


- The possible condition codes are listed below:
 - Note AL is the default and does not need to be specified


| Suffix | Description | Flags tested |
|--------|-------------------------|--------------|
| EQ | Equal | Z=1 |
| NE | Not equal | Z=0 |
| CS/HS | Unsigned higher or same | C=1 |
| CC/LO | Unsigned lower | C=0 |
| MI | Minus | N=1 |
| PL | Positive or Zero | N=0 |
| VS | Overflow | V=1 |
| VC | No overflow | V=0 |
| HI | Unsigned higher | C=1 & Z=0 |
| LS | Unsigned lower or same | C=0 or Z=1 |
| GE | Greater or equal | N=V |
| LT | Less than | N!=V |
| GT | Greater than | Z=0 & N=V |
| LE | Less than or equal | Z=1 or N=!V |
| AL | Always | |

Examples of conditional ARM execution Use a sequence of several conditional instructions if (a == 0) func(1); CMP r0,#0 r0,#1 MOVEQ BLEQ func Set the flags, then use various condition codes if (a==0) x=0;if (a>0) x=1; CMP r0,#0 MOVEQ r1,#0 MOVGT r1,#1 Use conditional compare instructions if (a==4 || a==10) x=0; CMP r0,#4 CMPNE r0,#10 MOVEQ r1,#0











ARM

Immediate constants (1)

- No ARM instruction can contain a 32 bit immediate constant
 - All ARM instructions are fixed as 32 bits long
- The data processing instruction format has 12 bits available for operand2



- 4 bit rotate value (0-15) is multiplied by two to give range 0-30 in steps of 2
- Rule to remember is "8-bits shifted by an even number of bit positions".



ARM

Loading 32 bit constants

- To allow larger constants to be loaded, the assembler offers a pseudoinstruction:
 - LDR rd, =const
- This will either:
 - Produce a Mov or MVN instruction to generate the value (if possible).

or

- Generate a LDR instruction with a PC-relative address to read the constant from a literal pool (Constant data area embedded in the code).
- For example
 - LDR r0,=0xFF => MOV r0,#0xFF ■ LDR r0,=0x55555555 => LDR r0,[PC,#Imm12] ...

 DCD (0x555555555)
- This is the recommended way of loading constants into a register

39v10 The ARM Architecture

ARM Multiply

Syntax:

- MUL{<cond>}{S} Rd, Rm, Rs
- MLA{<cond>}{S} Rd,Rm,Rs,Rn
- [U|S]MULL{<cond>}{S} RdLo, RdHi, Rm, Rs
- [U|S]MLAL{<cond>}{S} RdLo, RdHi, Rm, Rs

Rd = Rm * Rs


Rd = (Rm * Rs) + Rn

RdHi,RdLo := Rm*Rs

RdHi,RdLo := (Rm*Rs)+RdHi,RdLo

Cycle time

- Basic MUL instruction
 - 2-5 cycles on ARM7TDMI
 - 1-3 cycles on StrongARM/XScale
 - 2 cycles on ARM9E/ARM102xE
- +1 cycle for ARM9TDMI (over ARM7TDMI)
- +1 cycle for accumulate (not on 9E though result delay is one cycle longer)
- +1 cycle for "long"
- Above are "general rules" refer to the TRM for the core you are using for the exact details



ARM

Address accessed

- Address accessed by LDR/STR is specified by a base register plus an offset
- For word and unsigned byte accesses, offset can be
 - An unsigned 12-bit immediate value (ie 0 4095 bytes).

```
LDR r0,[r1,#8]
```

A register, optionally shifted by an immediate value

```
LDR r0,[r1,r2]
LDR r0,[r1,r2,LSL#2]
```


This can be either added or subtracted from the base register:


```
LDR r0, [r1,#-8]


LDR r0, [r1,-r2]

LDR r0, [r1,-r2,LSL#2]
```


- For halfword and signed halfword / byte, offset can be:
 - An unsigned 8 bit immediate value (ie 0-255 bytes).
 - A register (unshifted).
- Choice of pre-indexed or post-indexed addressing









ARM PSR Transfer Instructions J Undefined IFT mode MRS and MSR allow contents of CPSR / SPSR to be transferred to / from a general purpose register. Syntax: MRS(<cond>) Rd,<psr> ; Rd = <psr> MSR{<cond>} <psr[fields]>,Rm ; <psr[fields]> = Rm where sr> = CPSR or SPSR [fields] = any combination of 'fsxc' Also an immediate form MSR{<cond>} <psr fields>,#Immediate In User Mode, all bits can be read but only the condition flags (_f) can be written.







System design



System design




System design



Tools

ARM Debug Architecture



Tools

Keil Development Tools for ARM



- Includes ARM macro assembler, compilers (ARM RealView C/C++ Compiler, Keil CARM Compiler, or GNU compiler), ARM linker, Keil uVision Debugger and Keil uVision IDE
- Keil uVision Debugger accurately simulates on-chip peripherals (l²C, CAN, UART, SPI, Interrupts, I/O Ports, A/D and D/A converters, PWM, etc.)
- Evaluation Limitations
 - 16K byte object code + 16K data limitation
 - Some linker restrictions such as base addresses for code/constants
 - GNU tools provided are not restricted in any way
- http://www.keil.com/demo/