


# Printed Circuit Board Design Workshop

PCB Layout Design Naim Fuad, CID

Department of Electrical and Electronic Engineering





#### PCB Layout Design Component Package Type





# PCB Layout Design Component Package Type – Example






Arduino Uno

AVR ATmega328P



**Component Package Type – Example Datasheet** 



Note:

Dimensions D and E1 do not include mold Flash or Protrusion.
 Mold Flash or Protrusion shall not exceed 0.25mm (0.010").

#### COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	-	-	4.5724	
A1	0.508	-	-	
D	34.544	-	34.798 Note 1	
E	7.620	-	8.255	
E1	7.112	-	7.493	Note 1
В	0.381	-	0.533	
B1	1.143	-	1.397	
B2	0.762	-	1.143	
L	3.175	_	3.429	
С	0.203	_	0.356	
eB	-	_	10.160	
e 2.540 TYP				


09/28/01

	TITLE	DRAWING NO.	REV.
Atmel San Jose, CA 95131	28P3, 28-lead (0.300"/7.62mm Wide) Plastic Dual Inline Package (PDIP)	28P3	В

ATmega328 Datasheet (Page28)



Component Package Type – Example Datasheet TQFP



**TQFP** 



#### COMMON DIMENSIONS (Unit of measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	. 3	NEW Y	1.20	
A1	0.05	150	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Ē	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	120	0.45	
c	0.09	75	0.20	
L	0.45	173	0.75	
e		0.80 TYP		

#### Notes

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10mm maximum.

2010-10-20





32A, 32-lead, 7 x 7mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP) DRAWING NO. REV.

ATmega328 Datasheet (Page24)




Component Package Type - Example Datasheet UFBGA





**UFBGA** 



#### COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
	real S	140111	10000	HOIL
A	3 8784	0.70	0.60	5
A1	0.12	0 2000	0.070	
A2	0.38	B REF	10	ŝ
b	0.25	0.30	0.35	1
b1	0.25	· ·	a SEO	2
D	3.90	4.00	4.10	
D1	2.50 BSC			ŝ
E3.90	4.00	4.10	0.	
E1		2.50 BSC	2	J.
e	0.50 BSC			

Note1: Dimension "b" is measured at the maximum ball dia. in a plane parallel to the seating plane.


Note2: Dimension "b1" is the solderable surface defined by the opening of the solder resist layer.

sol	der resist layer.				07/06/10
Atmel	Package Drawing Contact: packagedrawings@atmel.com	TITLE  32CC1, 32-ball (6 x 6 Array), 4 x 4 x 0.6 mm package, ball pitch 0.50 mm, Ultra Thin, Fine-Pitch Ball Grid Array (UFBGA)	GPC CAG	DRAWING NO. 32CC1	REV.

ATmega328 Datasheet (Page25)



Component Package Type – Example Datasheet VQFN




**VQFN** 

ATmega328 Datasheet (Page26)



PCB Layout Design
Component Package Type – Example Arduino 328 Based



Arduino Uno

Arduino Nano

#### PCB Layout Design THT – Supported Holes / Unsupported Holes



Figure 4.1.6 Through Solder Joints: Supported Holes

On single-sided printed boards, the component leads are placed in unsupported holes, the ends of the leads are clinched to one side, and the solder joint formed on the copper pads that surround the drilled hole (usually on the secondary side of the printed board). There is no plating or solder in the barrel of the drilled hole. See Figure 4.1.7. [IPC-AJ-820A – 3.5.1.2]




Figure 4.1.7 Through Solder Joints: Unsupported Holes

Examples of the most common through-hole components are shown in Figures 4.1.8 and 4.1.9




## PCB Layout Design Axial & Radial Lead Through-Hole Component





PCB Layout Design
Axial & Radial Lead Through-Hole Component





# PCB Layout Design Miscellaneous Through-Hole Package




# PCB Layout Design Miscellaneous Through-Hole Package






PCB Layout Design
Molded Body & Chip Surface Mount Package




Molded Body Capacitor Non-polarized (CAPM)



Molded Body Capacitor Polarized (CAPMP)



Molded Body Diode (DIOM)



Molded Body Diode Non-polarized (DIOMN)




Molded Body Fuse (FUSM)



Molded Body Inductor Precision (INDMP)



Molded Body Inductor (INDM)




Molded Body LED (LEDM)



Molded Body Resistor (RESM)


# PCB Layout Design Molded Body & Chip Mount Package



### PCB Layout Design Concave & Flat Lead Surface Mount




### PCB Layout Design Concave & Flat Lead Surface Mount






### PCB Layout Design Gull Wing Lead Component Package



**Bottom Terminal Surface Mount Leaded Package** 



PCB Layout Design
Bottom Terminal Surface Mount Leaded Package






### PCB Layout Design Miscellaneous Surface Mount ICs and Discrete



## PCB Layout Design Miscellaneous Surface Mount ICs and Discrete




#### PCB Layout Design Component Placement – Electrical Functionality

#### **Electrical Functionality**

- -Pull-up or pull-down resistor for unused logic pins
- -Special Keep out areas, specific voltage, capacitive or inductive plane
- -Separation of circuit by frequency



# PCB Layout Design Component Placement – Keepout Areas




Component Placement - Circuit Distribution By Frequency

a) HF Interaction via Motherboard

Low Frequency Circuits Medium Frequency Circuits High Frequency Circuits

PWB should be separated into areas for different frequency circuits

b) GeneralHF-Board




#### PCB Layout Design Component Placement – Mechanical Functionality

#### **Mechanical Functionality**

- -Height restriction
- -Predefined location i.e adjustment, heat dissipation




# Schematic Editing Component Placement - Example






### Schematic Editing Design Rule



Refer Manufacturer's Rules and Limitation




#### Schematic Editing Layer Setup




Refer Manufacturer's Rules and Limitation




### **Schematic Editing**Layers







**FRONT** 



**BACK** 



COMPONENT LAYOUT (FRONT LAYER VIEW)



# Schematic Editing File Export – Gerber Export

Plot	×
Plot format: Output direction of the PLOT/	ctory:
Included Layers:    F.Cu	General Options:  Plot sheet reference on all layers Plot footprint values Plot footprint references Force plotting of invisible values/references Do not tent vias Exclude PCB edge layer from other layers Exclude pads from silkscreen Use auxiliary axis as origin Mirrored plot Negative plot Check zone fills before plotting  Solder Mask Options: Clearance: 0.051 mm Width: 0.25 mm  Gerber Options: Use Protel filename extensions  Drill marks: None Scaling: 1:1 Plot mode: Filled Line width: (mm): 0.1
	☐ Include extended (X2) attributes ☐ Include advanced X2 features ☐ Generate Gerber job file ☐ Subtract soldermask from silkscreen ☐ 4.5, unit mm ☐ 4.6, unit mm
Output messages:	
Show: ☑ All ☑ Errors	✓ Warnings ✓ Infos ✓ Actions Save Report File
Run DRC	Plot Close Generate Drill Files



# Schematic Editing File Export – Drill Export

Generate Drill Files		×
Output Directory: PLOT/		7
<ul> <li>♠ Excellon</li> <li>├ Gerber X2 (experimental)</li> <li>├ Poill Units:</li> <li>♠ Millimeters</li> <li>├ Inches</li> <li>├ Poill Units:</li> <li>♠ Millimeters</li> <li>├ Poill Units:</li> <li>♠ Millimeters</li> <li>├ Poill Units:</li> <li>♠ Decimal Format:</li> <li>├ Suppress leading zeros</li> <li>├ Suppress trailing zeros</li> <li>├ Keep zeros</li> <li>├ Poill</li> <li>♠ All</li> </ul>	Micro Vias Drill:  Use Netclass values  Generate Map File  Use Netclass values  Generate Report File  Holes Count:  Plated pads: 52  Close	:
The state of the s		^



# Schematic Editing Schematic Symbols