

1-Wire Protocol Project Final Submission

Algorithms for Electronic Design Automation - CSE324 Wednesday, 20 August2025

Submitted to:

Dr. Haytham Azmi Eng. Abdelrahman Sherif

Submitted by (Group 10):

- Naira Wasseem Ebraheem 23P0373
- Sara Mahmoud Ibrahim 23P0172

Table of Contents

Introduction	4
Literature Review	4
System Design	6
Transmitter Module	6
Receiver Module	7
Full System:	7
Sending Signal specs	8
Transmitter Verilog Code	11
CRC Module:	12
P2S Module:	14
FC Module:	15
Output driver:	15
Test bench	18
Test case sending 1 command	18
output of test case 1:	18
Time analysis using linting	20
Synthesis	21
Elaboration design:	21
Timing summary:	22
utilization report	22
Implementation time summary	22
Implementation report utilization	23
Receiver Verilog Code	25
Slave Module:	25
Input Sampler:	26
S2P:	29
Frame Destructor:	30
Comparator:	30
Time analysis using linting	32
Synthesis	34
Elaboration design:	34

Timing summary:	34
utilization report	35
Implementation time summary	35
Implementation report utilization	35
One Wire Verilog Code	37
onewire Module:	37
TestBench	40
Full scenario test case code:	40
Output of testcase 1:	41
Outputs	41
Test case 2	41
Output of Testcase 2:	42
Outputs	42
Synthesis	42
Elaboration design:	42
Synthesis timing summary:	45
Synthesis utilization report:	45
Implementation timing summary:	45
Implementation utilization report:	46
Device:	46
Linting	47
Master Compilation	47
Lint checks	47
Slave Compilation	47
Lint checks	47
Top module Compilation	47
Lint checks	47

Introduction

The 1-Wire protocol is a communication protocol that allows multiple devices to communicate over a single data line, reducing wiring complexity. It operates using master-slave architecture, where a single master device controls the communication with one or more slave devices.

The protocol is particularly well-suited for low-speed, low-power applications such as temperature sensors, RFID tags, and memory devices. Despite its simplicity, 1-Wire supports various advanced features, such as device addressing and data transfer integrity, making it ideal for distributed sensor networks and embedded systems where minimizing wiring is crucial.

In this project, we are designing a basic 1-Wire protocol setup with a single master and one slave. This will serve as a foundational step before expanding to more complex configurations.

Literature Review

The One Wire protocol, developed by Dallas Semiconductor (now Maxim Integrated), is widely used for communication with low-speed peripherals such as temperature sensors (e.g., DS18B20) using a single data line. Multiple studies have proposed various methods for implementing the One Wire master controller in Verilog or VHDL, each focusing on optimizing timing precision, resource utilization, and compatibility with FPGA platforms.

Key approaches include:

- 1. State Machine-Based Designs:
 - Most implementations use finite state machines (FSMs) to manage the timing-critical reset, presence detect, read, and write operations.
 - These designs emphasize strict adherence to the One Wire timing diagram, with careful clock cycle counting.

2. Clock Domain Management:

 Some work focuses on using oversampling techniques (e.g., 1MHz or higher) to ensure precise timing, especially when the system clock does not match One Wire timing requirements.

3. Bit-Banging vs. Hardware Control:

- Simpler designs use bit-banging techniques in softwarecontrollable HDL modules.
- More sophisticated designs implement full hardware control, allowing autonomous One Wire transactions with minimal CPU involvement.

4. Parameterization and Reusability:

 Several implementations support configurable timing parameters to accommodate different One Wire devices or clock speeds, improving module reusability across platforms.

5. Testing and Verification:

 A few papers present simulation frameworks or FPGA testbenches to validate protocol compliance using known devices like DS18B20 or DS2401.

In conclusion, while many approaches exist, the most robust designs balance timing accuracy, low logic usage, and flexibility, often leveraging FSMs and carefully designed timing controls in Verilog or VHDL.

System Design




Figure 1 1-wire architecture.

Transmitter Module

Takes the command from the controller and constructs a framework and sends it to the slave, it contains the following modules:

CRC: it works as a validator (helps in checking that the framework is sent correctly) that makes calculations over the command to be sent to the slave to compare.

FC: the framework constructor concatenates the command along with the CRC bits.

P2S: it converts the parallel framework to a series one and sends it to the output driver to be sent to the slave.

Output driver: it sends the signals over the wire taking into consideration the timing of each signal (sends reset, send 0, send 1 and reads presence pulse).

Receiver Module

Takes the framework sent by the master, compares it's CRC bits with the one generated using the slave's CRC module and makes the action required in the command (according to the application). It contains the following modules:

Input Sampler: it decodes the signal into 1 or 0 bit.

S2P: it stores the decoded bit to produce a 64-bit frame.

FD: the framework destructor splits the framework received to command and CRC bits.

CRC: same as the one used in master, it recalculates the CRC from the received command.

Comparator: it compares the CRC bits sent with the calculated one.

Full System:




Figure 2 Full 1-wire system

Both master and slave are capable of sending and receiving frameworks according to scenario

First the controller sends the command to the master which send it to the slave according to the application (assume heat sensor) and the command (0xAA55AA55AA) asks for the reading, then the slave transmitter sends it (assume it is equals to 0xffffffffffff)

If another command is sent to the slave, it does not send any frameworks (commands)

Sending Signal specs




Figure 3 Timing graph.

Operation	Description	Implementation
Write 1 bit	Send a '1' bit to the 1-Wire slaves (Write 1 time slot)	Drive bus low, delay A Release bus, delay B
Write 0 bit	Send a '0' bit to the 1-Wire slaves (Write 0 time slot)	Drive bus low, delay C Release bus, delay D
Read bit	Read a bit from the 1-Wire slaves (Read time slot)	Drive bus low, delay A Release bus, delay E Sample bus to read bit from slave Delay F
Reset	Reset the 1-Wire bus slave devices and ready them for a command	Delay G Drive bus low, delay H Release bus, delay I Sample bus, 0 = device(s) present, 1 = no device present Delay J

Parameter	us (micro seconds)
Α	6
В	64
С	60
D	10
Е	9
F	55
G	0
Н	480
I	70
J	410

Transmitter

Transmitter Verilog Code

Transmitter Top module:

Controls the data flow between submodules using FSM discussed before.

```
output wire o_tx_done
        wire [63:0] s_frame;
        wire s_serial_out;
        wire s_bit_strobe;
        wire s_p2s_done; // Transmition is done
        wire s_crc_ready;
        reg s_send_reset; // start sending reset signal
wire s_reset_done; // the reset signal is sent
        wire s_all_bits_sent;
        wire s_1bit_sent;
       frame_constructor fc(
           .i_data(i_tx_data),
           .i_crc(s_crc_out),
           .o_frame(s_frame)
      crc8 crc(
          .clk(clk),
           .reset(reset),
           .i_data(i_tx_data),
           .i_enable(i_tx_start),
           .o_crc(s_crc_out),
           .o_done(s_crc_ready)
      p2s ptos(
           .reset(reset),
           .i_parallel(s_frame),
           .i_start(s_reset_done),
           .o_serial_out(s_serial_out),
           .o_bit_strobe(s_bit_strobe),
           .o_done(s_p2s_done)
           output_driver driver[
               .reset(reset),
               .i_serial(s_serial_out),
               .i_bit_strobe(s_bit_strobe),
               .i_start(s_send_reset),
               .bus(bus),
               .o_busy(o_tx_busy),
               .o_done_64bits(s_all_bits_sent),
               .o_done_reset(s_reset_done),
               .o_done_1bit(s_1bit_sent)
67
```

```
parameter IDLE = 2'b00;
parameter RESET = 2'b01:
parameter TRANSMIT = 2'b10;
parameter FINISH = 2'b11;
reg [1:0] state;
always @(posedge clk or posedge reset) begin
        s_send_reset <= 1'b0;
    end else begin
        case (state)
                 if (i_tx_start && s_crc_ready) begin
                      state <= RESET:
                      s_send_reset <= 1'b1;
                 if (s_reset_done) begin
                     s_send_reset <= 1'b0;
                      state <= TRANSMIT;</pre>
           TRANSMIT: begin

if (s_all_bits_sent) begin
                  state <= FINISH;
          state <= IDLE;
// assign o_tx_busy = (state == IDLE || state == FINISH) ? 1'b0 : 1'b1;
assign o_tx_done = (state == FINISH);
```

CRC Module:

The CRC8 module implements a cyclic redundancy check algorithm using the Dallas/Maxim 1-Wire polynomial ($x^8 + x^5 + x^4 + 1 = 0x31$) to generate an 8-bit error detection code. Operating sequentially, it processes 56 bits of input data one bit at a time over multiple clock cycles, comparing the most significant bits of the current CRC register and data shift register to determine whether to apply polynomial division. This provides robust error detection capability for 1-Wire communications.

```
always @(posedge clk or posedge reset) begin
              if (reset) begin
                  s_crc_reg <= 8'h00;</pre>
                  o_crc <= 8'h00;
                  o_done <= 1'b0;
                  s_bit_counter <= 6'h0;</pre>
                   s_calculating <= 1'b0;
                   s_data_shift <= 56'h0;
                   if (i_enable && !s_calculating) begin
                       s_data_shift <= i_data;
                       s_bit_counter <= 6'd56;</pre>
                       s_calculating <= 1'b1;</pre>
                       o_done <= 1'b0;
                       s_crc_reg <= 8'h00;</pre>
                   else if (s_calculating) begin
                       if (s_bit_counter > 0) begin
                           if (s_crc_reg[7] ^ s_data_shift[55]) begin
                                s_crc_reg <= (s_crc_reg << 1) ^ CRC_POLY;</pre>
                               s_crc_reg <= s_crc_reg << 1;</pre>
                           s_data_shift <= s_data_shift << 1;</pre>
49
                           s_bit_counter <= s_bit_counter - 1;</pre>
                       end
                       else begin
                           o_crc <= s_crc_reg;
                           o_done <= 1'b1;
                            s_calculating <= 1'b0;</pre>
                  end
                  else begin
                       o_done <= 1'b0;
                  end
         end
     endmodule
```

P2S Module:

Sends a bit per clock from the 64-bit framework to the output driver to be sent starting from the LSB to the MSB and outputs a flag showing that a bit is ready.

```
always @(posedge clk or posedge reset) begin

if (reset) begin

s_bit_counter <= 7'b0;
s_shift_reg <= 64'b0;
o_serial_out <= 1'b0;
o_bit_strobe <= 1'b0;
o_done <= 1'b0;

end
else begin

o_bit_strobe <= 1'b0;
o_done <= 1'b0;

if (i_start && s_bit_counter == 0) begin
    s_bit_counter <= 7'b1000010;
    imer <= 7'b1000110;
    o_serial_out <= i_parallel[0];
    s_shift_reg <= i_parallel >> 1;
    o_bit_strobe <= 1'b1;
end
else if (s_bit_counter > 0) begin
```

FC Module:

operates as a purely combinational circuit that concatenates the 56-bit data (command) with the 8-bit CRC checksum to form a complete 64-bit transmission frame.

```
module frame_constructor (
    input [55:0] i_data,
    input [7:0] i_crc,
    output [63:0] o_frame
);

assign o_frame = {i_data, i_crc};
endmodule
```

Output driver:

transmit each bit to the slave considering the time specs mentioned before.

```
module output_driver (
   input clk,
   input reset,
   input i_serial,
   input i_bit_strobe,
   input i_start,
   inout bus,
   output reg o_busy,
   output wire o_done_64bits,
   output wire o_done_reset,
   output wire o_done_1bit
                           = 4'b0000;
   parameter IDLE
   parameter RESET_PULSE
                            = 4'b0001;
   parameter WAIT_PRESENCE = 4'b0010;
   parameter SAMPLE_PRESENCE = 4'b0011;
   parameter TX_WRITE_0 = 4'b0100;
                            = 4'b0101;
   parameter TX_WRITE_1
   parameter TX0_RECOVERY = 4'b0110;
                          = 4'b0111;
   parameter TX1_RECOVERY
                            = 4'b1000;
   parameter DONE_ALL
   parameter DONE_RESET
                            = 4'b1001;
   parameter DONE_1BIT
                            = 4'b1010;
```

```
parameter RESET_LOW = 480;

parameter PRESENCE_WAIT = 70;

parameter PRESENCE_TIMEOUT = 410;

parameter WRITE_0_LOW = 60;

parameter WRITE_1_LOW = 6;

parameter RECOVERY0_TIME = 10;

parameter RECOVERY1_TIME = 64;

reg [3:0] current_state, next_state;

reg [15:0] counter;

reg s_bus_out, bus_controller;

assign bus = bus_controller ? s_bus_out : 1'bz;
```

```
always @(*) begin
    case(current_state)
        IDLE:
            if (i_start) next_state = RESET_PULSE;
            else next_state = IDLE;
        RESET PULSE:
                         next_state = (counter == 1) ? WAIT_PRESENCE : RESET_PULSE;
        RESET_PULSE: next_state = (counter == 1) ? WAIT_PRESENCE : RESET_PULSE;
WAIT_PRESENCE: next_state = (counter == 1) ? SAMPLE_PRESENCE : WAIT_PRESENCE;
        SAMPLE PRESENCE: begin
           if (counter == 0 && bus === 0) begin
            next_state = DONE_RESET;
            else if (counter == 0) begin
            next_state = IDLE;
            else next_state = SAMPLE_PRESENCE;
        end
                        next_state = (counter == 1) ? TX0_RECOVERY : TX_WRITE_0;
        TX_WRITE_0:
                         next_state = (counter == 1) ? TX1_RECOVERY : TX_WRITE_1;
        TX_WRITE_1:
        TX0_RECOVERY:
                         next_state = (counter == 1) ? DONE_1BIT : TX0_RECOVERY;
        TX1 RECOVERY:
                         next_state = (counter == 1) ? DONE_1BIT : TX1_RECOVERY;
        DONE_RESET:
                         next_state = i_serial ? TX_WRITE_1 : TX_WRITE_0;
        DONE_1BIT: begin
            if (i_bit_strobe) begin
                         if (i_serial)
                          next_state = TX_WRITE_1;
                         else next_state = TX_WRITE_0;
            else next_state = DONE_ALL;
```

```
75
end
DONE_ALL: begin
77
if (i_start)
78
next_state = RESET_PULSE;
79
else
next_state = IDLE;
81
end
82
default: next_state = IDLE;
83
endcase
84
end
```


```
always @(posedge clk or posedge reset) begin
        if (reset) begin
            current_state <= IDLE;</pre>
            counter <= 0;
            s bus out <= 1'b1;
            bus controller <= 1'b0;
            o busy <= 0;
        end else begin
            current state <= next state;</pre>
            if (current_state != next_state) begin
                case(next_state)
                     RESET_PULSE:
                                      counter <= RESET_LOW;</pre>
                     WAIT_PRESENCE: counter <= PRESENCE_WAIT;
                     SAMPLE_PRESENCE: counter <= PRESENCE_TIMEOUT;</pre>
                     TX_WRITE_0: counter <= WRITE_0_LOW;</pre>
                     TX_WRITE_1:
                                    counter <= WRITE_1_LOW;
                     TX0_RECOVERY: counter <= RECOVERY0_TIME;</pre>
                     TX1_RECOVERY: counter <= RECOVERY1_TIME;</pre>
                                     counter <= 0;
            end else if (counter > 0) begin
                counter <= counter - 1;</pre>
            case(next_state)
                RESET_PULSE, TX_WRITE_0, TX_WRITE_1: begin
                    s_bus_out <= 1'b0;
                    bus_controller <= 1'b1;</pre>
                    s_bus_out <= 1'b1;</pre>
                    bus_controller <= 1'b0;</pre>
            endcase
            o_busy <= (next_state != IDLE) && (next_state != DONE_ALL);</pre>
    end
    assign o_done_reset = (current_state == DONE_RESET);
    assign o_done_1bit = (current_state == DONE_1BIT);
    assign o_done_64bits = (current_state == DONE_ALL);
endmodule
```


Test bench

Test case sending 1 command


```
// Clock generation: 10ns period (100MHz)
initial begin
    clk = 1;
    forever □#500 clk = ~clk;
end
initial begin
    reset = 1;
    i_tx_start = 0;
    i tx data = 56'hAA55AA55AA55AA;
    #10;
    reset = 0;
    i_tx_start = 1;
    #53000;
    i_tx_start = 0;
    $stop;
end
```

output of test case 1:





sending 0 bit



sending 1 bit

Time analysis using linting

```
= ranscript
# Top level modules:
#
        crc8
# End time: 22:14:01 on Jul 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
Transcript
# Top level modules:
#
      frame_constructor
# End time: 22:14:47 on Jul 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Visualizer>
Transcript
# Top level modules:
       onewire_master_tx
# End time: 22:16:15 on Jul 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
= Iranscript
# Top level modules:
       output_driver
#
# End time: 22:15:32 on Jul 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
= папѕспрі
# Top level modules:
#
       p2s
# End time: 22:06:15 on Jul 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
```

Synthesis

Elaboration design:




Figure 4 Elaboration design part 1




Figure 5 Elaboration design part 2






Figure 6 Elaboration design part 3

Timing summary:




utilization report



Implementation time summary



Implementation report utilization



Receiver

Receiver Verilog Code

Slave Module:

Top Level Module instantiate the following modules and manage signals between them.

```
module onewire_rx (
    input clk,
    input reset,
    inout bus,
    output [55:0] o_command,
    output o_error
);

// Input sampling
wire s_reset_det, s_bit_val, s_bit_ready, s_presence;

// Frame processing
wire [63:0] s_parallel_out;
wire s_frame_ready;

// Frame analysis
wire [55:0] s_cmd;
wire [7:0] s_received_crc;

// CRC checking
wire [7:0] s_calculated_crc;
wire s_crc_done;
wire s_crc_valid;
```

```
Input_Sampler sampler(
    .clk(clk),
   .reset(reset),
    .bus(bus),
   .o_reset_det(s_reset_det),
    .o_presence_pusle(s_presence),
    .o_bit_val(s_bit_val),
    .o_bit_ready(s_bit_ready)
s2p deserializer(
   .clk(clk),
   .reset(reset),
   .i_bit_val(s_bit_val),
   .i_bit_ready(s_bit_ready),
   .o_parallel(s_parallel_out),
    .o_frame_ready(s_frame_ready)
frame destructor destructor(
    .i_frame(s_parallel_out),
   .i_reset(reset),
   .i_enable (s_frame_ready),
   .o_command(s_cmd),
    .o_crc(s_received_crc)
```

Input Sampler:

Process each pulse and detect if it is a reset, 0 or 1 signal according to the FSM mentioned before.

```
module Input_Sampler (clk, reset, bus,o_reset_det, o_presence_pusle , o_bit_val, o_bit_ready);
     input clk, reset, bus;
    output reg o_reset_det, o_presence_pusle, o_bit_val, o_bit_ready;
parameter RESET LOW = 480; // 480us for reset pulse
parameter PRESENCE_TIMEOUT = 410; // 70us for presence pulse
parameter SAMPLE DELAY = 70: // 70us for presence timeout
17 parameter RECOVERY_TIME = 50; // 50us for recovery time
//FSM states
parameter IDLE = 4'b0000;
21 parameter WAIT_RESET = 4'b0001;
22 parameter RESET_DETECTED = 4'b0010;
23 parameter WAIT_PRESENCE = 4'b0011;
    parameter READY_PRESENCE = 4'b0100;
   parameter SEND PRESENCE = 4'b0101;
   parameter PRESENCE_DETECTED = 4'b0110;
    parameter WAIT_SAMPLE = 4'b0111;
     parameter SAMPLE_BIT = 4'b1000;
    parameter DONE = 4'b1001;
     reg [15:0] timer; //keep track of timing durations
     reg [6:0] s_frame_count;
     reg [3:0] cs,ns;
      always @(posedge clk or posedge reset) begin
           if (reset)
               cs <= IDLE;
               cs <= ns;
      end
```

```
46
     always @(*) begin
47
48
             IDLE : begin
                if (bus == 0) begin //detect reset pulse
                    ns = WAIT_RESET;
             end
         WAIT_RESET : begin
         if (bus === 1'bz) begin
             if (timer >= RESET_LOW) begin // Changed from RESET_LOW-2
                ns = RESET DETECTED;
            ns = IDLE;
         end
         RESET_DETECTED : begin
            ns = WAIT_PRESENCE; //move to wait for presence pulse
         WAIT_PRESENCE : begin
            if (timer >= PRESENCE_WAIT) //wait to check if a slave is present
            ns = READY_PRESENCE;
         READY_PRESENCE: begin
         ns = SEND_PRESENCE;
```

```
SEND_PRESENCE: begin
           if (timer >= PRESENCE TIMEOUT)
             ns = PRESENCE_DETECTED;
          end
          PRESENCE_DETECTED: begin
            ns = WAIT_SAMPLE;
             end
         WAIT_SAMPLE: begin
             if (timer >= SAMPLE_DELAY)
                 ns = SAMPLE_BIT;
          SAMPLE_BIT: begin
             if (s_frame_count == 7'd64) begin
                 ns = DONE;
             else ns = WAIT_SAMPLE;
          end
         DONE: begin
             ns = IDLE;
101
102
         default: ns = IDLE;
103
104
```

```
//output logic
       always @(posedge clk or posedge reset) begin
            if (reset) begin
               timer <= 1;
               o_presence_pusle <= 0;
               o_reset_det <= 0;
               o_bit_val <= 0;
               o_bit_ready <= 0;
               s_frame_count <= 0;</pre>
               o_presence_pusle <= 0;
               o_bit_ready <= 0;
               o_reset_det <= 0;
               case (cs)
                    IDLE: timer <= 1;</pre>
                    WAIT_RESET: timer <= timer + 1;</pre>
                    RESET_DETECTED: begin
                        timer <= 1;
                        o_reset_det <= 1;
                   WAIT_PRESENCE: timer <= timer + 1;</pre>
                    READY_PRESENCE: timer <= 1;</pre>
                    SEND_PRESENCE: begin
                        o_presence_pusle <= 1;
                        timer <= timer + 1;</pre>
                    PRESENCE DETECTED: begin
140
                         timer <= 1;
                    WAIT_SAMPLE: begin
                         timer <= timer + 1;</pre>
                         if (timer == RECOVERY_TIME) begin
                             if (bus == 0) begin
                                 o_bit_val <= 0;
148
                             end
149
                             else o bit val <= 1;
150
                             o_bit_ready <= 1;
151
                             s_frame_count <= s_frame_count + 1;</pre>
152
                    end
                    SAMPLE BIT: begin
                         timer <= 1;
                    DONE: timer <= timer + 1;
                    default: timer <= 1;</pre>
                endcase
       endmodule
```

S2P:

After input sampler detect the sent bit, S2P combines each 64 bits forming a framework.

```
module s2p (
    input clk,
    input reset,
    input i bit val,
    input i_bit_ready,
    output reg [63:0] o_parallel,
    output reg o frame ready
);
    reg [6:0] s_count;
    reg [63:0] s_temp_frame;
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            s temp frame <= 64'b0;
            o frame ready <= 1'b0;
            s_count = 0;
        end else begin
            if (i bit ready) begin
                s temp frame <= {i bit val, s temp frame[63:1]};</pre>
                s count = s count + 1;
                if (s count == 7'b1000000 ) begin
                    o_frame_ready <= 1'b1;
                end else begin
                    o frame ready <= 1'b0;
                end
            end else begin
                s_temp_frame <= s_temp_frame;</pre>
                s count <= s count;</pre>
                o frame ready <= 1'b0;
            end
    end
    always @(s temp frame) begin
        o parallel = s temp frame;
    end
endmodule
```

Frame Destructor:

Divide the framework into command and CRC bits.

```
module frame destructor (
                   clk,
                   i reset,
                  i enable,
    input [63:0] i_frame,
    output [55:0] o command,
    output [7:0] o_crc,
    output reg o_done
);
    reg [55:0] r_cmd;
    reg [7:0] r crc;
    always @(posedge clk or posedge i_reset) begin
        if (i_reset) begin
            r_cmd <= 56'd0;
            r_crc <= 8'd0;
            o_done <= 0;
        end else if (i_enable) begin
            r_{cmd} \leftarrow i_{frame[63:8]};
            r_{crc} \leftarrow i_{frame[7:0]};
            o_done <= 1;
    end
    assign o command = r cmd;
    assign o_crc
                      = r_crc;
endmodule
```

Comparator:

Checks that the CRC send is equal to the CRC calculated in the receiver module.

```
module CRC_Comparator ( i_enable, i_received_crc, i_calculated_crc, o_crc_valid );
input i_enable;
input [7:0] i_received_crc;
input [7:0] i_calculated_crc;
output o_crc_valid;

assign o_crc_valid = (i_enable && i_received_crc == i_calculated_crc) ? 1'b1 : 1'b0;
endmodule
```

TestBench

Receving a commad of 101010... pattern

```
// Task for sending a single bit
     task send bit0;
31
         i_dq = 0;
         #60000;
         i_dq = 1'bz;
         #10000;
     endtask
     task send bit1;
40
         i_dq = 0;
         □#6000;
         i dq = 1'bz;
         #64000;
43
     endtask
```

```
initial begin
  reset = 1;
  i_dq = 1'bz;
  #10000 // reset module
  reset = 0;
  i_dq = 0;
  ■#480000; // pull down of reset pulse
  i_dq = 1'b1; // release
  #30000
  i_dq = 0; // presence
  #120000
  i_dq = 1'bz; // wait to detect presence pulse
  #50000;
  repeat(8) begin
   send_bit1; send_bit0; send_bit1; send_bit0;
send_bit1; send_bit0; send_bit1; send_bit0;
  $display("\n64-bit frame transmission complete");
  #100000:
  $finish;
endmodule
```

Time analysis using linting

```
Transcript
# Top level modules:
#
#
       s2p
# End time: 22:27:33 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Transcript
# Top level modules:
#
       onewire_slave_rx
#
# End time: 22:27:14 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
- Transcript
# Top level modules:
#
       Input_Sampler
# End time: 22:26:52 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Transcript
# Top level modules:
      frame_destructor
# End time: 22:26:33 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Visualizer>
```

Group 10 1-Wire Protocol

```
= Transcript
# Top level modules:
#
      crc8
# End time: 22:26:13 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Visualizer>
```

```
- Transcript
# Top level modules:
      CRC_Comparator
# End time: 22:20:31 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Visualizer>
```

Synthesis

Elaboration design:




Figure 7 Elaboration design part 1





Figure 8 Elaboration design part 2


Timing summary:




utilization report



Implementation time summary



Implementation report utilization



1 Wire protocol

One Wire Verilog Code

onewire Module:

Top Level Module instantiate the slave and master.

```
module onewire (
         input clk,
         input reset,
         input [55:0] i_tx_data, // from controller
         input i_tx_start,
         output [55:0] o_master_rx_command,
         output o_master_rx_error,
         output [55:0] o_slave_rx_command,
         output o_slave_rx_error
15
     );
     wire bus1, bus2;
         clk,
         reset,
         i_tx_data,
         i_tx_start,
         bus1,
         bus2,
         o_master_rx_command,
         o_master_rx_error
         clk,
         reset,
         bus1,
         bus2,
         o_slave_rx_command,
         o_slave_rx_error
     endmodule
```

Master module:

Includes both receiver and transmitter modules each has it's on bus.

```
module master (
    input clk,
    input reset,
    input [55:0] i_tx_data, // from controller
    input i_tx_start,
    inout bus1,
    inout bus2,
    output [55:0] o_command,
    output o_error
);

wire s_track_master_busy;
    wire s_track_master_done;

wire s_master_start;
    wire s_master_start;
    wire [55:0] s_master_command;
    wire s_master_error;
```

```
onewire tx master tx(
    .clk(clk),
    .reset(reset),
    .i tx data(s master data),
    .i_tx_start(s_master_start),
    .bus(bus1),
    .o_tx_busy(s_track_master_busy),
    .o_tx_done(s_track_master_done)
onewire_rx master_rx(
    .clk(clk),
    .reset(reset),
    .bus(bus2),
    .o_command(s_master_command),
    .o_error(s_master_error)
assign s master data = i tx data;
assign s_master_start = i_tx_start;
assign o command = s master command;
assign o_error = s_master_error;
endmodule
```

Slave module:

Includes both receiver and transmitter modules each has it's on bus.

```
module slave (
    input clk,
    input reset,
    inout bus1,
    inout bus2,
    output [55:0] o_command,
    output o_error
wire s_track_slave_busy;
wire s_track_slave_done;
reg [55:0] s_slave_data;
reg s_slave_start;
wire [55:0] s_slave_command;
wire s_slave_error;
onewire rx slave rx(
    .clk(clk),
    .reset(reset),
    .bus(bus1),
    .o_command(s_slave_command),
    .o_error(s_slave_error)
onewire tx slave tx(
    .clk(clk),
```


```
.reset(reset),
    .i_tx_data(s_slave_data),
    .i_tx_start(s_slave_start),
    .bus(bus2),
    .o_tx_busy(s_track_slave_busy),
    .o_tx_done(s_track_slave_done)
assign o_command = s_slave_command;
assign o_error = s_slave_error;
always @(*) begin
    if (s_slave_command == 56'hAA55AA55AA5bAA) begin
        s slave data = 56'hFFFFFFFFFFF;
        s_slave_start = 1;
    else begin
        s_slave_data = 56'h0;
        s slave start = 0;
end
endmodule
```

TestBench

Full scenario test case code:

```
36
37
         reset = 1;
38
         i_tx_start = 0;
i_tx_data = 56'hAA55AA55AA5, // crc = 0x0C
39
40
         #10;
41
42
         reset = 0;
43
         i_tx_start = 1;
44
         #11100;
45
         i_tx_start = 0;
46
         200
47
48
         reset = 0;
49
50
          $stop;
51
52
53
         $monitor("Time = %0t | o_mcommand = %h | o_merror = %h | o_scommand = %h | o_serror = %h",
54
55
          $time, o_mcommand, o_merror, o_scommand, o_serror);
56
     endmodule
```

Output of testcase 1:



Outputs

slave received command = master sent command

master received command = slave build in command that was sent


error signals = 0

therefore the test case succeeded

Test case 2

just the first bus should work (same as pevious one but the command is different)

Output of Testcase 2:



Outputs

```
# Time = 0 | o_mcommand = 000000000000000 | o_merror = 0 | o_mcommand = 0000000000000 | o_merror = 0 
# Time = 11105 | o_mcommand = 00000000000000 | o_merror = 0 | o_mcommand = aa55aa55aa55ab | o_merror = 0
```

slave received command = master sent command

slave does not transmitt any command

error signals = 0

therefore the test case succeeded

Synthesis

Elaboration design:




Figure 8 Elaboration design wrapper module




Figure 9 Elaboration design onewire module




Figure 10 Elaboration design master module




Figure 11 Elaboration design master_rx module




Figure 12 Elaboration design part master_tx module




Figure 13 Elaboration design slave module




Figure 14 Elaboration design slave_rx





Figure 15 Elaboration design slave_tx


Synthesis timing summary:




Synthesis utilization report:




Implementation timing summary:



Implementation utilization report:



Device:



Linting

Master Compilation

```
# Transcript
# Top level modules:
#
# onewire_tx
#
# End time: 03:21:02 on Aug 21,2025, Elapsed time: 0:00:00
#
# Errors: 0, Warnings: 0
#
```

Lint checks

B- 0	?	async reset active high	Asynchronous reset is active high. Reset reset, Modul p2s	Clock	open	unassig 2.3.6.2	
B [] (1)	?	async reset active high	Asynchronous reset is active high. Reset reset, Modul crc8	Clock	open	unassig 2.3.6.2	
B 0	?	async reset active high	Asynchronous reset is active high. Reset reset, Modul onewire_tx	Clock	open	unassig 2.3.6.2	
B [0	?	async_reset_active_high	Asynchronous reset is active high. Reset reset, Modul output_driver	Clock	open	unassig 2.3.6.2	

Slave Compilation

Lint checks

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
0	2	async reset active high		Asynchronous reset is active high. Reset reset, Modul cre	c8	Clock	open	unassig	2.3.6.2
0 🔼	7	async reset active high		Asynchronous reset is active high. Reset reset, Modul In	put Sampler	Clock	open	unassig	2.3.6.2
0	2	async reset active high		Asynchronous reset is active high. Reset reset, Modul s2	p	Clock	open	unassig	2.3.6.2
0	7	async_reset_active_high		Asynchronous reset is active high. Reset i_reset, Mod fra	ame_destru	Clock	open	unassig	2.3.6.2
- O	?	inout port exists		Inout port exists in the design. Signal bus, Module one on	newire rx	Connectivity	open	unassig	
0	7	always signal assign large		Always block has more signal assignments than the s cre	c8	Rtl Design Style	open	unassig	2.6.1.3

Top module Compilation

```
# Top level modules:
#
# wrapper
#
# End time: 03:26:47 on Aug 21,2025, Elapsed time: 0:00:00
#
# Errors: 0, Warnings: 0
```

Lint checks

