

Adaptive Traffic Light Controller with Emergency Override

Naireet Choudhury

Vellore Institute of Technology

Contents

1 Problem Statement	2
2 Introduction	2
3 Literature Review	2
4 Softwares Used	2
5 Implementation	3
6 Proof of Concept	4
6.1 Verilog Code	4
6.2 Verilog Testbench	9
6.3 Verilog Output	12
6.4 C++ Code for Tinkercad	15
6.5 Tinkercad Output	23
7 Reference	26

1 Problem Statement

Urban intersections face increasing congestion, especially during peak hours. Fixed-time traffic lights are inefficient at handling dynamic traffic flow, resulting in long waiting times and elevated accident risks. There is a need for an adaptive traffic signal controller that responds to real-time traffic conditions and gives priority to emergency vehicles for safer and smoother operations.

2 Introduction

This project proposes an Adaptive Traffic Light Controller designed using digital logic in Verilog HDL. The controller adjusts signal timings based on real-time input from traffic sensors and also includes an Emergency Override mode to prioritize emergency vehicles. The system aims to balance efficient traffic flow with safety and quick emergency response at urban intersections.

3 Literature Review

Several adaptive systems have been proposed using microcontrollers and machine learning for traffic control. Traditional controllers are usually timer-based and do not adapt to real-time demand, which leads to inefficient use of green light time. This project leans on digital logic and FSM (Finite State Machine) design principles for adaptive control, a technique proven to be effective for real-time hardware implementations in embedded systems and FPGAs. One relevant study highlights the use of improved adaptive signal control (IASC) which considers multiple downstream road conditions rather than a single one, boosting the system's responsiveness. Additionally, with the integration of Vehicular Ad Hoc Networks (VANETs), systems like VR-IASC enable traffic light agents to communicate with vehicle agents, allowing for rerouting strategies that prevent congestion. This research reported a significant reduction in average travel time by up to 42.26% in simulated environments, demonstrating the strong potential of adaptive traffic systems in real-world applications.

4 Softwares Used

- ModelSim for Verilog Code
- TinkerCad for Arduino visualisation

5 Implementation

The traffic light control system is architected using a Finite State Machine (FSM), which has been implemented using the Verilog Hardware Description Language (HDL). This system actively monitors inputs from traffic sensors to make immediate decisions about assigning green or yellow light phases to specific lanes. Furthermore, it incorporates an Emergency Override input; activating this input mandates the system to prioritize clearing the intersection pathway for emergency vehicles.

The distinct operational states defined within the FSM are:

- **NS_G:** North-South traffic direction has a Green light.
- **NS_Y:** North-South traffic direction has a Yellow light.
- **EW_G:** East-West traffic direction has a Green light.
- **EW_Y:** East-West traffic direction has a Yellow light.
- **EMG:** Emergency Mode is active, typically forcing all directions to red or a specific sequence to clear the intersection.

To manage the light timings, the controller utilizes an internal state timer. This timer enforces both minimum required durations and maximum allowable durations for the green and yellow light signals in each relevant state. The transitions between these states are not fixed but occur dynamically based on conditions met by the traffic sensor inputs and the status of the emergency flags.

For the purpose of facilitating future hardware-level prototyping efforts, the Verilog FSM design can be translated into equivalent C++ code. This C++ language version is suitable for execution on a microcontroller platform, with Arduino being a prime example. Deploying the C++ code on Arduino enables straightforward simulation using platforms like Tinkercad. Within such a simulation environment, the physical traffic sensors can be represented by digital inputs on the Arduino, while LEDs connected to output pins can visually represent the state of the traffic lights. Similarly, the Emergency Override function can be mimicked using a connected button or switch, allowing for a physical and visually interactive demonstration of the control logic's behavior in a hands-on setting.

This conversion process fundamentally involves mapping the state machine's operational logic into a C++ program structure. This typically entails using a main loop containing conditional logic, such as if-else chains

or switch-case statements, to manage the states and transitions. C++ variables are employed to keep track of the current state and to simulate the timing requirements previously handled by Verilog constructs. Pursuing this translation approach opens avenues for real-world testing possibilities and provides a method for easier visualization, proving especially useful for individuals learning to bridge the gap between HDL-based design and embedded C programming paradigms.

6 Proof of Concept

6.1 Verilog Code

```
C:/altera/13.0sp1/Traffic_Controller.v (/tb_traffic_controller/uut) - Default *
Ln# 1 //`default_nettype none
2
3 module Traffic_Controller (
4     input wire clk,           // Clock signal
5     input wire reset,         // Asynchronous reset (active high)
6     input wire emergency,    // Emergency vehicle signal
7     input wire [3:0] traffic_sensors, // [3]:EW2, [2]:EW1, [1]:NS2, [0]:NS1
8     output reg [3:0] light,   // [3]:EW_Y, [2]:EW_G, [1]:NS_Y, [0]:NS_G
9     output wire [7:0] state_timer_out // Expose internal timer for simulation/debug
10 );
11
12 // Parameters for state durations (in clock cycles)
13 parameter NS_GREEN_CYCLES = 100; // Duration for NS Green light
14 parameter EW_GREEN_CYCLES = 60; // Duration for EW Green light
15 parameter YELLOW_CYCLES = 20; // Duration for Yellow light (both directions)
16 parameter EMERGENCY_WAIT = 5; // Short wait during emergency transition if needed
17
18 // State definition using parameters
19 parameter [2:0] INIT          = 3'b000;
20 parameter [2:0] NS_GREEN       = 3'b001;
21 parameter [2:0] NS_YELLOW      = 3'b010;
22 parameter [2:0] EW_GREEN       = 3'b011;
23 parameter [2:0] EW_YELLOW      = 3'b100;
24 parameter [2:0] EMERGENCY_TRANS = 3'b101; // Intermediate state for emergency
25 parameter [2:0] EMERGENCY_GREEN = 3'b110; // State when emergency vehicle has priority (NS Green)
26 // Note: Using 3 bits allows for up to 8 states.
27
28 reg [2:0] current_state, next_state; // State registers
29
30 // Internal timer for state durations
31 reg [7:0] state_timer; // Timer up to 256 cycles
32
33 // Sensor logic (combinational)
34 wire ns_sensor_active = traffic_sensors[1] | traffic_sensors[0];
35 wire ew_sensor_active = traffic_sensors[3] | traffic_sensors[2];
36
```

Figure 1: Verilog code

```
C:/altera/13.0sp1/Traffic_Controller.v (Jb_traffic_controller/uut) - Default *-----  
Ln#  
37 // State Register Logic (Clocked) - Using standard Verilog always block  
38 always @(posedge clk or posedge reset) begin  
39     if (reset) begin  
40         current_state <= INIT;  
41         state_timer <= 0; // Initialize timer on reset  
42     end else begin  
43         current_state <= next_state;  
44         // Timer countdown logic - reload on state change or expiry  
45         if (next_state != current_state) begin // Reset timer on state change  
46             case (next_state)  
47                 NS_GREEN: state_timer <= NS_GREEN_CYCLES - 1; // Load duration (adjust for immediate decrement)  
48                 EW_GREEN: state_timer <= EW_GREEN_CYCLES - 1;  
49                 NS_YELLOW: state_timer <= YELLOW_CYCLES - 1;  
50                 EW_YELLOW: state_timer <= YELLOW_CYCLES - 1;  
51                 EMERGENCY_TRANS: state_timer <= EMERGENCY_WAIT - 1; // Short delay if needed  
52                 EMERGENCY_GREEN: state_timer <= 1; // Keep timer active but short (or could be longer)  
53                 INIT: state_timer <= 1; // Minimal time in init  
54                 default: state_timer <= 1; // Default case  
55             endcase  
56             // Decrement timer if not changing state AND timer > 0  
57         end else if (state_timer != 0) begin  
58             state_timer <= state_timer - 1;  
59             // If timer hits 0 and state doesn't change (e.g. NS_GREEN waiting for EW sensor), reload  
60             // This logic is handled by the state transition logic checking timer == 0  
61             // Optional: Could reload timer here if needed for specific behavior  
62             // else begin  
63             //     // Reload timer based on current state if it hits 0 and no transition occurs yet  
64             //     case (current_state) // Or next_state, depending on exact timing desired  
65             //         NS_GREEN: state_timer <= NS_GREEN_CYCLES - 1;  
66             //         // ... handle other states if they can self-loop on timer expiry  
67             //         default: state_timer <= state_timer; // No change or handle appropriately  
68             //     endcase  
69         // end  
70     end  
71     // No else needed: if timer is 0 and state doesn't change, timer stays 0 until state transition reloads it.  
72 end  
73  
74
```

Figure 2: Verilog code page 2

```

Ln#          // Next State Logic (Combinational) - Using standard Verilog always block
75      always @(*) begin // Use @(*) for combinational logic sensitivity list
76          next_state = current_state; // Default: stay in current state
77
78      // Emergency has highest priority
79      if (emergency) begin
80          case (current_state)
81              NS_GREEN, EMERGENCY_GREEN: next_state = EMERGENCY_GREEN; // Already in or going to NS Green
82              EW_GREEN:           next_state = EW_YELLOW;           // Go to EW Yellow first
83              EW_YELLOW:         next_state = EMERGENCY_TRANS; // Transition through EW YELLOW
84              NS_YELLOW:         next_state = EMERGENCY_GREEN; // Can go directly from NS_YELLOW
85              EMERGENCY_TRANS:   next_state = EMERGENCY_GREEN; // Wait finished, go green
86              INIT:               next_state = EMERGENCY_GREEN; // Go directly if possible
87              default:            next_state = EMERGENCY_GREEN; // Go directly if possible
88          endcase
89      end else begin // Normal operation
90          case (current_state)
91              INIT: begin
92                  next_state = NS_GREEN; // Start with NS Green after init/reset
93              end
94              NS_GREEN: begin
95                  // If timer expired AND there's demand from EW
96                  // Note: comparison uses '==' for combinational logic
97                  if (state_timer == 0 && ew_sensor_active) begin
98                      next_state = NS_YELLOW;
99                  end
100                 // Add logic here if you want NS_GREEN to yield even without EW demand after a max time
101                 // else if (state_timer == 0) begin // Example: Force cycle even if no EW traffic
102                 //     next_state = NS_YELLOW;
103                 // end
104             end
105             NS_YELLOW: begin
106                 if (state_timer == 0) begin
107                     next_state = EW_GREEN;
108                 end
109             end
110             EW_GREEN: begin
111                 // If timer expired AND there's demand from NS
112                 if (state_timer == 0 && ns_sensor_active) begin
113                     next_state = EW_YELLOW;
114                 end
115                 // Add logic here if you want EW_GREEN to yield even without NS demand after a max time
116                 // else if (state_timer == 0) begin // Example: Force cycle even if no NS traffic
117                 //     next_state = EW_YELLOW;
118                 // end
119             end
120         end

```

Figure 3: Verilog code page 3

```

C:/altera/13.0sp1/Traffic_Controller.v (/tb_traffic_controller/uut) - Default *
Ln#      121           EW_YELLOW: begin
Ln#      122             if (state_timer == 0) begin
Ln#      123               next_state = NS_GREEN;
Ln#      124             end
Ln#      125         end
Ln#      126         EMERGENCY_TRANS: begin // This state should only be active during an emergency signal
Ln#      127           // If emergency goes low 'during' this state, decide where to go.
Ln#      128           // Safest might be to proceed to NS_GREEN briefly then cycle normally.
Ln#      129           // If emergency stays high, timer expiry moves to EMERGENCY_GREEN (handled above)
Ln#      130           // For simplicity, assuming emergency stays high to reach here.
Ln#      131           // If emergency becomes inactive:
Ln#      132           // next_state = NS_GREEN; // Or perhaps EW_GREEN depending on prior state
Ln#      133           if (state_timer == 0) begin // Should be triggered by emergency logic above
Ln#      134             // This path likely won't be taken if 'emergency' is high
Ln#      135             // If emergency went low exactly as timer hit 0, revert to normal cycle
Ln#      136             next_state = NS_GREEN;
Ln#      137           end
Ln#      138       end
Ln#      139     EMERGENCY_GREEN: begin // Was in emergency, now emergency signal is off
Ln#      140       // Decide where to go next. Returning to NS_GREEN allows normal timeout/sensor check.
Ln#      141       next_state = NS_GREEN;
Ln#      142     end
Ln#      143     default: begin
Ln#      144       next_state = INIT; // Should not happen in normal operation
Ln#      145     end
Ln#      146   endcase
Ln#      147 end
Ln#      148
Ln#      149
Ln#      150 // Output Logic (Combinational) - Using standard Verilog always block
Ln#      151 // light[3]:EW_Y, [2]:EW_G, [1]:NS_Y, [0]:NS_G
Ln#      152 always @(*) begin // Use @(*) for combinational logic sensitivity list
Ln#      153   case (current_state)
Ln#      154     NS_GREEN:      light = 4'b0001; // NS Green ON
Ln#      155     NS_YELLOW:    light = 4'b0010; // NS Yellow ON
Ln#      156     EW_GREEN:    light = 4'b0100; // EW Green ON
Ln#      157     EW_YELLOW:   light = 4'b1000; // EW Yellow ON
Ln#      158     EMERGENCY_TRANS: light = 4'b1000; // EW Yellow during transition to NS Green for emergency
Ln#      159     EMERGENCY_GREEN: light = 4'b0001; // NS Green during emergency
Ln#      160     INIT:        light = 4'b0000; // All Red initially
Ln#      161     default:     light = 4'b0000; // All Red if state is invalid (safety)
Ln#      162   endcase
Ln#      163 end
Ln#      164
Ln#      165
Ln#      166   // Assign internal timer to output port
Ln#      167   assign state_timer_out = state_timer;
Ln#      168
Ln#      169 endmodule

```

Figure 4: Verilog code page 4

```

165
166   // Assign internal timer to output port
167   assign state_timer_out = state_timer;
168
169 endmodule

```

Figure 5: Verilog code page 5

The Traffic_Controller module simulates a simple but practical intelligent traffic light controller for a two-way intersection, specifically handling North-South (NS) and East-West (EW) traffic, along with emergency vehicle priority. The system is designed to optimize traffic flow based on real-time sensor inputs and prioritizes safety by incorporating structured light transitions and emergency handling. The controller operates through a finite state machine (FSM) with seven defined states:

- INIT
- NS_GREEN

- NS_YELLOW
- EW_GREEN
- EW_YELLOW
- EMERGENCY_TRANS
- EMERGENCY_GREEN

Each state represents a particular light condition, such as turning the NS or EW direction green or yellow. An emergency override state (EMERGENCY_GREEN) ensures that when an emergency vehicle signal is detected, the system gives immediate and uninterrupted green light access to the NS direction, facilitating safe passage for ambulances, fire trucks, or other priority vehicles. The system uses sensor inputs to detect vehicle presence in both NS and EW directions. When the controller is running in normal mode (no emergency), it allows a green light for the direction where vehicles are detected. If the timer for the current green light expires and the opposite direction has waiting traffic, the state transitions to yellow and then switches green to the other direction. This behavior ensures that no direction is unfairly blocked, and the system adapts to real-time traffic volume. When an emergency signal is triggered, the state machine transitions to prioritize NS traffic by either immediately switching to EMERGENCY_GREEN or transitioning through EW_YELLOW and EMERGENCY_TRANS for a safe shift. A dedicated short wait (EMERGENCY_WAIT) is implemented during this transition to prevent abrupt changes, ensuring a smooth and safe shift from regular operation to emergency mode. The module uses an internal state_timer to control the duration of each traffic light state. The timer is initialized with a predefined count when a new state is entered and decrements on every clock cycle. This mechanism makes sure the lights stay green, yellow, or red for the correct period. Additionally, the timer value is exposed through an output port (state_timer_out) for easy simulation and debugging. The light signals are represented as a 4-bit output (light) where each bit corresponds to a specific traffic light: North-South Green, North-South Yellow, East-West Green, and East-West Yellow. Depending on the active state, the controller sets the appropriate light combination to safely manage vehicle flow at the intersection. Overall, this Verilog module efficiently demonstrates the principles of digital system design, including state-driven behavior, priority-based decision-making, and timing control, all of which are fundamental to real-world traffic light control systems. Its structure also ensures easy adaptability for further extensions like pedestrian signals, more complex priority logic, or integration with urban traffic management systems.

6.2 Verilog Testbench

```
C:/altera/13.0sp1/tb_traffic_controller.v (/tb_traffic_controller) - Default*-----  
Ln# |  
1 //`default_nettype none  
2 `timescale 1ns / 1ps  
3  
4 module tb_traffic_controller();  
5  
6     reg clk;  
7     reg reset;  
8     reg emergency;  
9     reg [3:0] traffic_sensors; // [3]:EW2, [2]:EW1, [1]:NS2, [0]:NS1  
10  
11    wire [3:0] light;      // [3]:EW_Y, [2]:EW_G, [1]:NS_Y, [0]:NS_G  
12    wire [7:0] state_timer_out; // Match DUT output width  
13  
14    // Instantiating the traffic controller module  
15    Traffic_Controller uut (  
16        .clk(clk),  
17        .reset(reset),  
18        .emergency(emergency),  
19        .traffic_sensors(traffic_sensors),  
20        .light(light),  
21        .state_timer_out(state_timer_out)  
22    );  
23  
24    // Clock generation (100 MHz)  
25    localparam CLK_PERIOD = 10; // ns  
26    always begin  
27        clk = 1'b0;  
28        #(CLK_PERIOD / 2);  
29        clk = 1'b1;  
30        #(CLK_PERIOD / 2);  
31    end  
32
```

Figure 6: Verilog testbench

```

C:/altera/13.0sp1/tb_traffic_controller.v (tb_traffic_controller) - Default*
Ln#          33 // Simulation Control and Stimulus
34      initial begin
35          // --- Setup ---
36          $display("[@ ns] Starting Testbench...", $time);
37          reset = 1'b1; // Assert reset
38          emergency = 1'b0;
39          traffic_sensors = 4'b0000;
40          repeat (3) @(posedge clk); // Hold reset for 3 cycles
41          reset = 1'b0; // De-assert reset
42          $display("[@ ns] Reset Released.", $time);
43          @(posedge clk); // Wait one cycle for reset to propagate
44
45          // --- Scenario 1: NS Green (initial) -> EW Green ---
46          $display("[@ ns] Scenario 1: NS Green, then EW demand.", $time);
47          traffic_sensors = 4'b0000; // No demand initially
48          // Wait long enough for NS Green timer to potentially expire if there *were* demand
49          #( (100 + 20 + 10) * CLK_PERIOD ); // Wait roughly NS_G + NS_Y duration + buffer
50          $display("[@ ns] Activating NS sensors.", $time);
51          traffic_sensors = 4'b1100; // Activate NS sensors
52          // Wait long enough for transition: NS_G -> NS_Y -> EW_G
53          #( (100 + 20 + 60 + 20 + 10) * CLK_PERIOD ); // Wait NS_G expiry + NS_Y + EW_G + EW_Y + buffer
54
55          // --- Scenario 2: EW Green -> NS Demand -> NS Green ---
56          $display("[@ ns] Scenario 2: EW Green, then NS demand.", $time);
57          traffic_sensors = 4'b0011; // Activate EW sensors (NS sensors off)
58          // Wait long enough for transition: EW_G -> EW_Y -> NS_G
59          #( (60 + 20 + 100 + 20 + 10) * CLK_PERIOD ); // Wait EW_G expiry + EW_Y + NS_G + NS_Y + buffer
60
61          // --- Scenario 3: Emergency Override during EW Green ---
62          $display("[@ ns] Scenario 3: Emergency during EW Green.", $time);
63          // First, force it back to EW Green
64          traffic_sensors = 4'b1100; // EW demand
65          #( (100 + 20 + 10) * CLK_PERIOD ); // Wait NS_G -> NS_Y
66          $display("[@ ns] Should be EW Green now. Triggering Emergency.", $time);
67          emergency = 1'b1; // <<<< EMERGENCY ON
68          // Wait long enough for emergency state to take effect and stay
69          #( (20 + 100) * CLK_PERIOD ); // Wait Y + G duration
70          $display("[@ ns] Emergency still active.", $time);
71          emergency = 1'b0; // <<<< EMERGENCY OFF
72          traffic_sensors = 4'b0000; // Clear sensors
73          $display("[@ ns] Emergency OFF. Resuming normal operation.", $time);
74          // Wait long enough for it to cycle back based on sensors (or lack thereof)
75          #( (100 + 20 + 60 + 20 + 10) * CLK_PERIOD );
76
77          // --- Finish Simulation ---
78          $display("[@ ns] Test scenarios complete. Finishing simulation.", $time);
79          #50; // Extra delay before finishing
80          $finish;

```

Figure 7: Verilog testbench page 2

```

81    end
82
83    // Monitoring and VCD Dump
84    initial begin
85        // Setup VCD dump
86        $dumpfile("traffic_dump.vcd");
87        // Dump all signals in the testbench and the instantiated DUT (uut)
88        $dumpvars(0, tb_traffic_controller);
89
90        // Monitor key signals to console
91
92        $strobe("[@ ns] State=%b Light(EW_Y,EW_G,NS_Y,NS_G)=%b Sensors(EW,NS)=%b Timer=%3d Emerg=%b",
93                    $time, uut.current_state, light, traffic_sensors[3:0], state_timer_out, emergency);
94    end
95
96    endmodule
97

```

Figure 8: Verilog testbench page 3

The Traffic_Controller Testbench is designed to simulate and validate the functional behavior of the Traffic_Controller module in a controlled environment.

ment. It acts as a virtual setup where real-world scenarios like vehicle flow and emergency conditions are mimicked using digital input signals, allowing developers to observe how the traffic controller responds without deploying the system physically.

The testbench begins by creating and initializing the necessary signals: a clock (clk), reset (reset), emergency input (emergency), and traffic_sensors which represent the presence of vehicles in both the East-West (EW) and North-South (NS) directions. The outputs from the Traffic_Controller module, namely the light signal and state_timer_out, are connected to observe and verify the module's response under various conditions.

A key component of the testbench is the clock generation block. This generates a continuous square wave clock with a defined period (100 MHz frequency), simulating the timing behavior that digital circuits rely on. The clock toggles every 5 nanoseconds to create a stable test environment for the Traffic_Controller module to operate synchronously. The simulation control block is responsible for creating different test scenarios by manipulating the traffic_sensors and emergency signals. The testbench starts with a system reset to ensure the module begins from a known state, and then three main scenarios are executed:

- 1. Scenario 1: Normal Traffic Flow — NS to EW Transition**

Initially, no vehicles are present, allowing the controller to stay in the default North-South green state. After a set period, East-West direction sensors are activated, representing waiting vehicles. This triggers the expected transition from NS Green to NS Yellow, and then to EW Green as the system reacts to new traffic demand.

- 2. Scenario 2: Traffic Switch — EW to NS Transition**

In this scenario, the sensors indicate a vehicle demand on the North-South route while East-West traffic has the green light. The testbench ensures the system transitions properly from EW Green to EW Yellow, and finally grants NS Green once the EW side has been safely cleared.

- 3. Scenario 3: Emergency Override During EW Green**

This scenario tests the emergency response feature. While East-West traffic is active, the emergency signal is triggered, simulating an emergency vehicle requiring priority access on the NS route. The system is expected to override normal conditions, shift states to safely handle the emergency, and prioritize the NS Green light. Once the emergency signal is cleared, normal traffic management resumes.

Alongside these scenarios, the testbench also incorporates a VCD (Value Change Dump) setup to record all signal transitions during the simulation,

enabling detailed waveform analysis using external tools like GTKWave. Additionally, a \$strobe monitor continuously prints the current simulation time, system state, light status, sensor input, timer value, and emergency flag to the console. This real-time monitoring helps verify that the traffic controller's behavior aligns with the expected logic at each moment.

Overall, this testbench provides a thorough and systematic way to validate the Traffic_Controller's design, helping to confirm its correctness under varying traffic conditions and during emergency situations. It also helps in identifying any bugs or logical errors before implementing the module in hardware, making it a vital part of the digital design workflow.

6.3 Verilog Output

```
VSIM 19> run -all
# [          0 ns] Starting Testbench...
# [          0 ns] State=000 Light(EW_Y,EW_G,NS_Y,NS_G)=0000 Sensors(EW,NS)=0000 Timer= 0 Emerg=0
# [ 25000 ns] Reset Released.
# [ 35000 ns] Scenario 1: NS Green, then EW demand.
# [ 1335000 ns] Activating EW sensors.
# [ 3435000 ns] Scenario 2: EW Green, then NS demand.
# [ 5535000 ns] Scenario 3: Emergency during EW Green.
# [ 6835000 ns] Should be EW Green now. Triggering Emergency.
# [ 8035000 ns] Emergency still active.
# [ 8035000 ns] Emergency OFF. Resuming normal operation.
# [ 10135000 ns] Test scenarios complete. Finishing simulation.
# ** Note: $finish  : C:/altera/13.0spl/tb_traffic_controller.v(81)
#   Time: 10185 ns Iteration: 0 Instance: /tb_traffic_controller
# l
# Break in Module tb_traffic_controller at C:/altera/13.0spl/tb_traffic_controller.v line 81
VSIM 20>
```

Figure 9: Output




Figure 10: Output waveform 1




Figure 11: Output waveform 2

The simulation log breaks down the behavior into scenarios:

Simulation Timeline and Scenario Description

- **0 ns** — The system starts in an initial state with all lights off (0000), all sensors inactive (0000), the timer at zero, and no emergency.
 - **25,000 ns** — Reset is released, allowing the controller to start normal operation.
 - **35,000 ns**
Scenario 1: NS Green, then EW Demand — The controller first gives green to the North-South direction. When demand is detected from the East-West direction via sensors, the state transitions accordingly.
 - **1,335,000 ns**
Scenario 2: Activating EW Sensors — The system detects traffic on the East-West road, prompting the controller to assign green to the East-West direction.
 - **3,435,000 ns**
Scenario 3: Emergency during EW Green — An emergency situation is simulated while the East-West light is green, prompting the controller to handle priority switching or override.
 - **6,835,000 ns**
Emergency Ongoing — The emergency condition remains active, forcing the system to stay in a safe or specific emergency state.
 - **8,035,000 ns**
Emergency Cleared — The emergency flag is turned off, and the controller resumes normal operation.

- **10,135,000 ns** — Simulation ends with all test scenarios successfully completed.

The waveforms visually confirm the correctness of the system's logic:

- **Clock Signal:**

The top line shows a stable periodic clock driving the state machine.

- **Sensor Inputs (EW, NS):**

These signals show when vehicles are detected on the East-West or North-South roads. When set high, the controller prepares to switch lights accordingly.

- **Light Signals (EW_Y, EW_G, NS_Y, NS_G):**

These outputs represent the traffic light status:

- **EW_G** and **NS_G**: Green lights for East-West and North-South directions.
- **EW_Y** and **NS_Y**: Yellow lights indicating transition phases.

- **Emergency Signal:**

During the scenario where the emergency is triggered, the light outputs are overridden to handle the emergency situation safely.

- **State Signals (St0, St1):**

These represent the internal state of the state machine in binary form, showing the transition from one operational mode to another — including normal traffic light cycles and emergency overrides.

6.4 C++ Code for Tinkercad

```
1 // --- Pin Definitions ---
2 const int RESET_PIN = 2;
3 const int EMERGENCY_PIN = 3;
4 const int SENSOR_NS1_PIN = 4;
5 const int SENSOR_NS2_PIN = 5;
6 const int SENSOR_EW1_PIN = 6;
7 const int SENSOR_EW2_PIN = 7;
8
9 const int LIGHT_NS_G_PIN = 8;
10 const int LIGHT_NS_Y_PIN = 9;
11 const int LIGHT_EW_G_PIN = 10;
12 const int LIGHT_EW_Y_PIN = 11;
13
14 // --- State Durations (in Milliseconds) ---
15 // Adjusted from Verilog cycles for simulation visibility
16 const unsigned long NS_GREEN_MS = 10000; // 10 seconds
17 const unsigned long EW_GREEN_MS = 6000; // 6 seconds
18 const unsigned long YELLOW_MS = 2000; // 2 seconds
19 const unsigned long EMERGENCY_WAIT_MS = 500; // 0.5 seconds (for EW_YELLOW -:
20 const unsigned long INIT_MS = 100; // Short time in INIT state
21
```

Figure 12: C++ code

```
22 // --- State Definitions ---
23 enum StateType {
24     INIT,
25     NS_GREEN,
26     NS_YELLOW,
27     EW_GREEN,
28     EW_YELLOW,
29     EMERGENCY_TRANS,
30     EMERGENCY_GREEN
31 };
32
33 // --- State Variables ---
34 StateType current_state = INIT;
35 StateType next_state = INIT; // Stores the calculated next state
36 unsigned long stateStartTime = 0; // Records when the current state started (us)
37
38 // --- Input Variables ---
39 bool reset_active = false;
40 bool emergency_active = false;
41 bool ns_sensor_active = false;
42 bool ew_sensor_active = false;
43
44 void readInputs();
45 void updateLights();
46 void printStateName(StateType state);
47
```

Figure 13: C++ code page 2

```
48 // --- Setup Function (runs once) ---
49 void setup() {
50     Serial.begin(9600); // Initialize serial communication for debugging
51     Serial.println("Traffic Light Controller Initializing...");
52
53     // Configure Input Pins
54     pinMode(RESET_PIN, INPUT_PULLUP);          // Active LOW reset
55     pinMode(EMERGENCY_PIN, INPUT_PULLUP);       // Active LOW emergency
56     pinMode(SENSOR_NS1_PIN, INPUT);            // Active HIGH sensor
57     pinMode(SENSOR_NS2_PIN, INPUT);            // Active HIGH sensor
58     pinMode(SENSOR_EW1_PIN, INPUT);            // Active HIGH sensor
59     pinMode(SENSOR_EW2_PIN, INPUT);            // Active HIGH sensor
60
61     // Configure Output Pins (Lights)
62     pinMode(LIGHT_NS_G_PIN, OUTPUT);
63     pinMode(LIGHT_NS_Y_PIN, OUTPUT);
64     pinMode(LIGHT_EW_G_PIN, OUTPUT);
65     pinMode(LIGHT_EW_Y_PIN, OUTPUT);
66
67     // Initialize state and timer
68     currentState = INIT;
69     stateStartTime = millis();
70     updateLights(); // Set initial light state (all off)
71
72     Serial.println("Initialization Complete. Starting FSM.");
73 }
74 }
```

Figure 14: C++ code page 3

```

75 // --- Loop Function (runs repeatedly) ---
76 void loop() {
77     // 1. Read Inputs
78     readInputs();
79
80     // 2. Check for Reset (Highest priority after reading inputs)
81     if (reset_active) {
82         Serial.println("RESET Activated!");
83         current_state = INIT;
84         stateStartTime = millis(); // Reset timer
85         updateLights();
86         // Optional: Add a small delay or wait for reset release
87         delay(500); // Debounce/hold reset state briefly
88         return; // Skip the rest of the loop iteration
89     }
90
91     // 3. Determine Next State Logic (Combinational equivalent)
92     unsigned long currentTime = millis();
93     unsigned long elapsedTime = currentTime - stateStartTime;
94     unsigned long currentDuration = 0; // Duration required for the current stat
95
96     // Default: stay in the current state unless a condition changes it
97     next_state = current_state;
98
99     // --- Emergency Logic ---
100    if (emergency_active) {
101        // Emergency overrides normal operation
102        switch (current_state) {
103            case NS_GREEN:
104            case EMERGENCY_GREEN:
105                next_state = EMERGENCY_GREEN; // Already in NS Green or stay there
106                break;
107            case EW_GREEN:
108                next_state = EW_YELLOW; // Go Yellow first
109                currentDuration = YELLOW_MS; // Need yellow duration
110                break;
111            case EW_YELLOW:
112                currentDuration = YELLOW_MS; // Check yellow duration
113                if (elapsedTime >= currentDuration) {
114                    next_state = EMERGENCY_TRANS; // Go to transition state after ye
115                    // Note: Verilog used EMERGENCY_WAIT for TRANS state duration.
116                } else {
117                    next_state = EW_YELLOW; // Stay yellow until timer expires
118                }
119                break;

```

Figure 15: C++ code page 4

```
120     case EMERGENCY_TRANS:
121         currentDuration = EMERGENCY_WAIT_MS; // Wait state duration
122         if (elapsedTime >= currentDuration) {
123             next_state = EMERGENCY_GREEN; // Wait finished, go NS Green
124         } else {
125             next_state = EMERGENCY_TRANS; // Stay waiting
126         }
127     break;
128     case NS_YELLOW:
129         // Can go directly to NS Green from NS Yellow during emergency
130         next_state = EMERGENCY_GREEN;
131     break;
132     case INIT:
133     default: // Includes INIT
134         next_state = EMERGENCY_GREEN; // Go directly to NS Green
135     break;
136 }
137 } else {
138     // --- Normal Operation Logic ---
```

Figure 16: C++ code page 5

```

139     switch (current_state) {
140     case INIT:
141         currentDuration = INIT_MS;
142         if (elapsedTime >= currentDuration) {
143             next_state = NS_GREEN; // Default start after INIT
144         }
145         break;
146
147     case NS_GREEN:
148         currentDuration = NS_GREEN_MS;
149         // Transition if timer expired AND there's demand from EW
150         if (elapsedTime >= currentDuration && ew_sensor_active) {
151             next_state = NS_YELLOW;
152         }
153         // Optional: Add max time logic even without EW demand here if needed
154         // else if (elapsedTime >= MAX_NS_GREEN_MS) { next_state = NS_YELLOW;
155         break;
156
157     case NS_YELLOW:
158         currentDuration = YELLOW_MS;
159         if (elapsedTime >= currentDuration) {
160             next_state = EW_GREEN;
161         }
162         break;
163
164     case EW_GREEN:
165         currentDuration = EW_GREEN_MS;
166         // Transition if timer expired AND there's demand from NS
167         if (elapsedTime >= currentDuration && ns_sensor_active) {
168             next_state = EW_YELLOW;
169         }
170         // Optional: Add max time logic even without NS demand here if needed
171         // else if (elapsedTime >= MAX_EW_GREEN_MS) { next_state = EW_YELLOW;
172         break;
173
174     case EW_YELLOW:
175         currentDuration = YELLOW_MS;
176         if (elapsedTime >= currentDuration) {
177             next_state = NS_GREEN;
178         }
179         break;
180

```

Figure 17: C++ code page 6

```

181     case EMERGENCY_TRANS:
182         // Emergency ended during transition - revert to normal cycle safely
183         // Go to NS_GREEN as a safe default after clearing
184         next_state = NS_GREEN;
185         Serial.println("Emergency ended during TRANS -> NS_GREEN");
186         break;
187
188     case EMERGENCY_GREEN:
189         // Emergency signal just went low, transition out of emergency state
190         next_state = NS_GREEN; // Return to normal NS Green
191         Serial.println("Emergency ended -> NS_GREEN");
192         break;
193
194     default:
195         // Should not happen
196         next_state = INIT;
197         break;
198     }
199 }
200

```

Figure 18: C++ code page 7

```

201 // 4. State Transition Logic (Clocked equivalent)
202 if (next_state != current_state) {
203     Serial.print("State Change: ");
204     printStateName(current_state);
205     Serial.print(" -> ");
206     printStateName(next_state);
207     Serial.println();
208
209     current_state = next_state;
210     stateStartTime = currentTime; // Reset timer for the new state
211
212     // Update lights immediately after state change
213     updateLights();
214 }
215
216

```

Figure 19: C++ code page 8

```

217 // --- Helper Function: Read Inputs ---
218 void readInputs() {
219     // Read reset pin (Active LOW)
220     reset_active = (digitalRead(RESET_PIN) == LOW);
221
222     // Read emergency pin (Active LOW)
223     emergency_active = (digitalRead(EMERGENCY_PIN) == LOW);
224
225     // Read sensors (Active HIGH) - Combine sensors for each direction
226     ns_sensor_active = (digitalRead(SENSOR_NS1_PIN) == HIGH) || (digitalRead(SENSOR_NS2_PIN) == HIGH);
227     ew_sensor_active = (digitalRead(SENSOR_EW1_PIN) == HIGH) || (digitalRead(SENSOR_EW2_PIN) == HIGH);
228 }
229
230 // --- Helper Function: Update Light Outputs ---
231 void updateLights() {
232     // Turn all lights off first
233     digitalWrite(LIGHT_NS_G_PIN, LOW);
234     digitalWrite(LIGHT_NS_Y_PIN, LOW);
235     digitalWrite(LIGHT_EW_G_PIN, LOW);
236     digitalWrite(LIGHT_EW_Y_PIN, LOW);
237
238     // Turn on the correct light(s) based on the current state
239     switch (current_state) {
240         case NS_GREEN:
241             case EMERGENCY_GREEN: // NS Green light during emergency
242                 digitalWrite(LIGHT_NS_G_PIN, HIGH);
243                 break;
244         case NS_YELLOW:
245             digitalWrite(LIGHT_NS_Y_PIN, HIGH);
246             break;
247         case EW_GREEN:
248             digitalWrite(LIGHT_EW_G_PIN, HIGH);
249             break;
250         case EW_YELLOW:
251             case EMERGENCY_TRANS: // EW Yellow light during transition for emergency
252                 digitalWrite(LIGHT_EW_Y_PIN, HIGH);
253                 break;
254         case INIT:
255         default:
256             // All lights remain OFF (handled by initial turn-off)
257             break;
258     }
259 }
260

```

Figure 20: C++ code page 9

```

261 // --- Helper Function: Print State Name ---
262 void printStateName(StateType state) {
263     switch (state) {
264         case INIT: Serial.print("INIT"); break;
265         case NS_GREEN: Serial.print("NS_GREEN"); break;
266         case NS_YELLOW: Serial.print("NS_YELLOW"); break;
267         case EW_GREEN: Serial.print("EW_GREEN"); break;
268         case EW_YELLOW: Serial.print("EW_YELLOW"); break;
269         case EMERGENCY_TRANS: Serial.print("EMERGENCY_TRANS"); break;
270         case EMERGENCY_GREEN: Serial.print("EMERGENCY_GREEN"); break;
271         default: Serial.print("UNKNOWN"); break;
272     }
273 }

```

Figure 21: C++ code page 10

This code simulates a basic traffic light controller (designed on Verilog) using an Arduino and C++ programming. It is designed to handle regular traffic flow as well as emergency vehicle priority and manual reset. The logic behind the code is structured around a finite state machine (FSM) approach, where

the system moves between predefined states such as **INIT**, **NS_GREEN**, **NS_YELLOW**, **EW_GREEN**, **EW_YELLOW**, and **EMERGENCY_GREEN**. Each state corresponds to a particular behavior of the traffic lights, allowing the North-South (NS) and East-West (EW) directions to take turns passing through the intersection while responding to special conditions when needed.

When the Arduino is powered on, the **setup()** function initializes the serial monitor and sets up the digital pins that control LEDs (representing the traffic lights) and buttons (representing emergency requests and reset actions). After initialization, the program enters the **loop()** function, where it continuously checks for button inputs that might trigger a state change.

If the emergency button is pressed, the program immediately transitions to the **EMERGENCY_GREEN** state, giving priority to emergency vehicles by turning on the NS green light. Once the emergency button is released, the system safely returns to the regular **NS_GREEN** state, resuming normal operation.

If the reset button is pressed, the system resets itself, returning to the **INIT** state and starting the cycle over from **NS_GREEN**. In the absence of emergencies or resets, the controller follows a regular cycle: NS gets the green light (**NS_GREEN**) for a set time, then yellow (**NS_YELLOW**), after which the EW direction gets the green (**EW_GREEN**) and yellow (**EW_YELLOW**). Once the EW yellow time is over, the cycle loops back to **NS_GREEN**, repeating indefinitely unless interrupted by an emergency or manual reset.

Each state transition is printed to the serial monitor, giving real-time feedback on the current status of the system. This setup closely mimics how actual traffic controllers operate at intersections, including the ability to override normal flow for ambulances, fire trucks, or police vehicles, and to reset the system when required — making it a great introductory example of embedded systems, state machines, and real-world problem-solving with Arduino.

6.5 Tinkercad Output




Figure 22: Green Signal ON





Figure 23: Yellow Signal ON



The screenshot shows a "Serial Monitor" window with a light gray header containing a small icon of two monitors and the text "Serial Monitor". The main area is a white text box displaying the following log output:

```
Traffic Light Controller Initializing...
Initialization Complete. Starting FSM.
State Change: INIT -> NS_GREEN
State Change: NS_GREEN -> EMERGENCY_GREEN
Emergency ended -> NS_GREEN
State Change: EMERGENCY_GREEN -> NS_GREEN
RESET Activated!
State Change: INIT -> NS_GREEN
State Change: NS_GREEN -> NS_YELLOW
State Change: NS_YELLOW -> EW_GREEN
State Change: EW_GREEN -> EW_YELLOW
State Change: EW_YELLOW -> NS_GREEN
State Change: NS_GREEN -> EMERGENCY_GREEN
Emergency ended -> NS_GREEN
State Change: EMERGENCY_GREEN -> NS_GREEN
RESET Activated!
State Change: INIT -> NS_GREEN
```

Figure 24: Output

The serial monitor output shows that the traffic light controller code is working correctly based on the designed logic. When the program starts, it initializes and moves from the **INIT** state to **NS_GREEN**, allowing North-South traffic to pass.

At some point, an emergency button is pressed, so the system switches from **NS_GREEN** to **EMERGENCY_GREEN**, giving priority to the emergency vehicle by keeping the NS green light on. Once the emergency ends, the system safely returns to **NS_GREEN** to continue normal traffic flow.

Later, a reset button is pressed, which forces the system to reinitialize and restart the traffic cycle from **INIT** to **NS_GREEN**. After that, the system continues its normal sequence — transitioning from **NS_GREEN** to **NS_YELLOW**, then to **EW_GREEN**, followed by **EW_YELLOW**, and finally looping back to **NS_GREEN**.

This output confirms that both emergency handling and reset functions are working, and the FSM logic for normal light cycling is performing as intended.

7 Reference

1. M. Mano and M. D. Ciletti, *Digital Design: With an Introduction to the Verilog HDL*.
2. Icarus Verilog Documentation. Available: <https://steveicarus.github.io/iverilog/>
3. M. C. Ho, J. M.-Y. Lim, C. Y. Chong, K. K. Chua, and A. K. L. Siah, “A Novel Adaptive Traffic Light Control in Connected Vehicle Environment,” *IEEE Transactions on Vehicular Technology*, vol. 74, no. 2, pp. 2470–2479, Feb. 2025, doi: 10.1109/TVT.2024.3478233.

Keywords:

Roads; Traffic congestion; Vehicular ad hoc networks; Heuristic algorithms; Genetic algorithms; Vehicle routing; Vehicle dynamics; Sensors; Real-time systems; Biological system modeling; Intelligent transportation system; Traffic light control; Vehicle rerouting