

DAY 50 -111 DAYS VERIFICATION CHALLENGE

Topic: DFT Considerations in RTL Design

Skill: Verilog, RTL Design, DFT

DAY 50 CHALLENGE:

1. What are the main factors that affect testability of a design?

Testability of a design refers to how easily and effectively a design can be tested for faults. Ensuring high testability is crucial for identifying and correcting defects, thereby enhancing reliability and performance. The main factors that affect the testability of a design include:

1. Design Complexity:

- Gate Count: Higher gate counts can make testing more complex and time-consuming.
- Interconnections: Dense interconnections can complicate test access and increase the likelihood of fault masking.

2. Observability and Controllability:

- Observability: The ease with which internal signals can be observed at the output. High observability allows for easier fault detection.
- Controllability: The ease with which internal nodes can be set to desired states through primary inputs. High controllability facilitates effective testing of various states.

3. Design for Testability (DFT) Techniques:

- Scan Chains: Integrating scan chains in the design can significantly enhance testability by allowing easier access to flip-flops and internal nodes.
- Built-In Self-Test (BIST): Implementing BIST circuits can enable autonomous testing, improving test coverage and reducing dependency on external testing equipment.
- Boundary Scan (JTAG): Using boundary scan cells can facilitate testing of interconnects between ICs on a PCB without physical probing.

4. Test Point Insertion:

- Additional Test Points: Strategically adding test points can improve the observability and controllability of difficult-to-test nodes.

- Access to Internal Nodes: Providing access to internal nodes through test points can enhance fault diagnosis and isolation.

5. Redundancy:

- Hardware Redundancy: Adding redundant circuitry can help detect and correct faults, improving testability and reliability.
- Fault-Tolerant Designs: Designing for fault tolerance can make it easier to identify and mitigate potential faults.

6. Fault Models and Coverage:

- Stuck-at Faults: Ensuring the design can be tested for common fault models like stuck-at faults (stuck-at-0, stuck-at-1) can enhance testability.
- Other Fault Models: Considering other fault models such as delay faults, bridging faults, and crosstalk can improve overall fault coverage.

7. Test Patterns and Vectors:

- Pattern Generation: Effective generation of test patterns and vectors can ensure thorough testing of the design.
- Pattern Compression: Using techniques like pattern compression can reduce the number of test patterns while maintaining high fault coverage.

8. Test Access Mechanisms:

- Access to I/O Pins: Ensuring adequate access to input/output pins for testing purposes can enhance testability.
- Test Mode Control: Implementing test mode controls to switch between normal operation and test modes can facilitate easier testing.

9. Power Considerations:

- Power Gating: Power gating techniques should not interfere with testability. Ensuring that power domains can be controlled and tested independently is important.
- Dynamic Power Management: Consider the impact of dynamic power management on testability, as it may affect the ability to control and observe signals.

10. Design Documentation:

- Comprehensive Documentation: Detailed documentation of the design, including test plans and procedures, can facilitate easier testing and fault diagnosis.

2. Some Flip-Flops in my chip have their resets driven by other Flip-Flops within the chip. How will this affect the testability, and what's the workaround?

Flip-flops with resets driven by other flip-flops can complicate testability by making it harder to initialize and control the reset state, potentially leading to undetectable faults.

Workaround:

1. Design for Testability (DFT): Use scan chains to ensure all flip-flops can be controlled and observed during test mode.
2. Reset Synchronizers: Implement reset synchronizers to make the reset signal more predictable and easier to control.
3. Dedicated Test Resets: Add dedicated test reset signals that can be controlled independently during testing.
4. Test Points: Insert test points to directly control and observe the reset signals.

3. I have derived clocks in my chip. What are the testability implications, and what is the workaround for it?

Derived clocks can introduce testability challenges due to potential clock skew, asynchronous crossings, and difficulty in controlling the clock during testing.

Implications:

- Clock Skew: Variation in arrival times of the derived clocks can lead to timing issues.
- Asynchronous Crossings: Derived clocks might create asynchronous clock domain crossings, complicating test signal timing.
- Control Complexity: Difficulty in controlling and synchronizing the derived clocks during test modes.

Workaround:

1. DFT Techniques: Use Design for Testability techniques like scan chains that can handle multiple clock domains.
2. Clock Gating Control: Implement controllable clock gating to control derived clocks during test modes.
3. Test Clocks: Use dedicated test clocks that replace the derived clocks during testing.

4. Synchronizers: Employ synchronizers for signals crossing between different clock domains to ensure reliable data transfer.

4. My chip is power sensitive, and, hence, there are gated clocks in it. What are its testability implications and workaround?

Gated clocks in a power-sensitive chip can complicate testability by introducing challenges in clock control, skew, and test pattern generation.

Implications:

- Clock Control: Gated clocks can be difficult to control during test modes, affecting test pattern application.
- Clock Skew: Potential for increased clock skew, complicating timing analysis and fault detection.
- Test Pattern Generation: More complex test pattern generation due to varying clock enable signals.

Workaround:

1. Scan Enable: Use a scan enable signal to bypass clock gating during testing, ensuring all flip-flops are clocked uniformly.
2. Test Mode Control: Implement dedicated test mode controls to disable clock gating and ensure continuous clocking during tests.
3. Design for Testability (DFT): Incorporate DFT techniques like scan chains and built-in self-test (BIST) to handle gated clocks effectively.
4. Clock Gating Cells: Use standardized clock gating cells designed for testability, which can be controlled easily during test modes.

5. What is the implication of a combinatorial feedback loops in design testability?

Combinatorial feedback loops in a design can significantly affect testability by creating unpredictable behavior and making fault detection and diagnosis more difficult.

Implications:

- Unpredictable Behavior: Combinatorial feedback can lead to oscillations or metastable states, causing unpredictable behavior during testing.
- Fault Masking: Faults within the loop can be masked, making them harder to detect and isolate.
- Increased Complexity: The presence of feedback loops complicates the design's timing analysis and the generation of effective test patterns.

Workaround:

1. Break Feedback Loops: Redesign the circuit to break unnecessary feedback loops or ensure they are limited to synchronous elements.
2. Sequential Elements: Use sequential elements (e.g., flip-flops) to manage feedback paths, ensuring predictable behavior during testing.
3. Test Point Insertion: Insert test points to control and observe signals within the feedback loop, enhancing controllability and observability.
4. DFT Techniques: Apply Design for Testability techniques, such as scan chains, to handle combinatorial feedback loops more effectively during test modes.

6. How does the presence of latches affect the testability, and what's the workaround?

The presence of latches in a design can negatively impact testability due to their transparency during certain phases of the clock, leading to issues such as race conditions and timing uncertainties.

Implications:

- Timing Uncertainty: Latches can introduce timing uncertainties and race conditions, making it difficult to generate accurate test patterns.
- Reduced Controllability: Latches can be harder to control compared to flip-flops, complicating the initialization of states during testing.
- Increased Complexity: The transparency of latches during clock phases increases the complexity of static timing analysis and test generation.

Workaround:

1. Replace Latches with Flip-Flops: Wherever possible, replace latches with edge-triggered flip-flops to simplify timing and control during testing.
2. Latch Isolation: Isolate latches during test modes by using scan enable signals or additional logic to prevent unintended transparency.
3. Design for Testability (DFT) Techniques: Use DFT techniques such as scan chains to ensure all storage elements, including latches, can be controlled and observed during test modes.
4. Static Timing Analysis: Perform thorough static timing analysis to identify and address any timing issues related to latches.

7. What is LSFR(Linear Shift Feedback Register)? What are its applications?

A Linear Feedback Shift Register (LFSR) is a shift register whose input bit is a linear function of its previous state. The most common linear function used is the XOR (exclusive OR). LFSRs are widely used in various applications due to their simple implementation and ability to generate pseudo-random sequences.

Characteristics:

- **Feedback Loop:** The LFSR has a feedback loop that combines selected bits of the shift register using the XOR operation and feeds the result back into the register.
- **State Transition:** The register shifts its contents to the right (or left) with each clock pulse, and the feedback bit is shifted into the leftmost (or rightmost) bit.
- **Period:** The sequence generated by an LFSR has a maximum period of $2^n - 1$ (where n is the number of bits in the register) if it is designed with a primitive polynomial.

Applications:

1. Pseudo-Random Number Generation:

- **Simulation:** Used in simulations and modeling to generate pseudo-random sequences.
- **Cryptography:** Employed in stream ciphers for encryption to produce pseudo-random keystreams.

2. Built-In Self-Test (BIST):

- **Test Pattern Generation:** Used in BIST to generate test patterns for testing digital circuits.
- **Signature Analysis:** Used to compress test response data into a signature for comparison with expected results.

3. Error Detection and Correction:

- **Cyclic Redundancy Check (CRC):** Utilized in CRC algorithms to detect errors in digital data transmissions.
- **Error Correction Codes:** Incorporated in certain error correction schemes to generate and verify check bits.

4. Data Scrambling:

- **Communication Systems:** Used to scramble data to ensure signal integrity and reduce interference in communication systems.
- **Storage Devices:** Employed in data storage devices to distribute data patterns evenly, minimizing the effect of burst errors.

5. Randomized Testing:

- Hardware Testing: Used to generate randomized input patterns for hardware testing to uncover corner-case scenarios.

8. Design a 4-bit LFSR using Verilog.

```
module LFSR_4bit (  
    input wire clk,  
    input wire reset,  
    output wire [3:0] lfsr_out  
);  
    reg [3:0] lfsr_reg;  
    // Feedback calculation  
    wire feedback = lfsr_reg[3] ^ lfsr_reg[2]; 3rd bits  
    always @(posedge clk or posedge reset) begin  
        if (reset) begin  
            lfsr_reg <= 4'b0001;  
        end else begin  
            lfsr_reg <= {lfsr_reg[2:0], feedback};  
        end  
    end  
    assign lfsr_out = lfsr_reg;  
endmodule
```

9. What is clock gating? What are its advantages?

Clock Gating: Clock gating is a technique used in digital circuit design to save power by disabling the clock signal to portions of a circuit when they are not in use. Instead of the clock signal continuously driving all parts of the circuit, clock gating uses control signals to selectively enable or disable the clock.

Advantages:

- **Power Reduction:** By stopping the clock in inactive parts of the circuit, dynamic power consumption is reduced, leading to significant energy savings.
- **Heat Reduction:** Lower power consumption results in less heat generation, which can improve the reliability and longevity of the device.
- **Reduced Switching Activity:** Minimizing the number of transitions reduces the overall switching activity, contributing to power savings.

10. What is difference between a flop & a scan flop?

Flop (Flip-Flop): A standard flip-flop is a basic memory element in digital circuits used to store one bit of data. It is edge-triggered and changes state based on the clock input.

Scan Flop: A scan flop is a special type of flip-flop used in design-for-test (DFT) methodologies. It includes additional logic to allow for scan testing, which involves shifting test data into and out of the flip-flop to create controllable and observable states.

Differences:

- **Functionality:** A standard flop stores and transfers data based on clock edges, while a scan flop can operate in normal mode or scan mode (for testing).
- **Additional Inputs:** Scan flops have extra inputs like scan-in and scan-enable for shifting test data.
- **Testing:** Scan flops facilitate the implementation of scan chains for testing, enabling easier fault detection and diagnosis.

11. What is burn-in test? Why is it done?

Burn-in Test: A burn-in test is a process where electronic components or systems are subjected to elevated temperatures, voltage stress, and other environmental conditions for an extended period. The goal is to detect early failures and ensure long-term reliability by operating the device under stress conditions that accelerate potential defects.

Why It Is Done:

- **Early Failure Detection:** Identifies and eliminates defective components that would fail early in their lifecycle (infant mortality).
- **Reliability Assurance:** Ensures the remaining devices are more reliable by stressing them beyond normal operating conditions.
- **Quality Control:** Improves the overall quality and durability of the products by filtering out weak components.

12. What do you mean by fault simulation?

Fault Simulation: Fault simulation is the process of simulating a digital circuit with the introduction of deliberate faults to determine the effectiveness of test vectors in detecting those faults. It helps in evaluating and improving the fault coverage of test patterns.

Key Points:

- **Types of Faults:** Common faults include stuck-at faults, bridging faults, and delay faults.
- **Test Pattern Evaluation:** Determines if the existing test patterns can detect the injected faults.
- **Coverage Metrics:** Provides metrics such as fault coverage, which indicates the percentage of detectable faults.

13. Why do we have multiple clock domains in an RTL design?

Multiple Clock Domains: In RTL (Register Transfer Level) design, multiple clock domains refer to different sections of the circuit operating with different clock signals. This is common in complex designs where different parts of the system have distinct timing requirements.

Reasons for Multiple Clock Domains:

- **Performance Optimization:** Different sections may require different clock speeds to optimize performance and power consumption.
- **Power Management:** Enables selective clocking to save power by only running certain parts of the design when needed.
- **Interfacing with External Components:** External components or subsystems may operate at different clock frequencies, necessitating multiple clock domains within the design.
- **Clock Skew Management:** Helps in managing clock skew and timing closure in large designs by localizing the effects of clock skew within smaller domains.

Using multiple clock domains allows designers to balance performance, power, and complexity, but it also introduces challenges such as clock domain crossing (CDC) that must be carefully managed.