

DAY 28- 111 DAYS VERIFICATION CHALLENGE

Topic: STA numerical

Skill: Static timing analysis.

DAY 28 CHALLENGE:

1. Given the flip-flop circuit with a delay dly between input and output & the clock CLK, What will be the expression for the minimum time period (T_{min}) & maximum clock frequency (f_{max})? Derive it by considering clock to Q delay (T_{clock_Q}), setup time (T_{setup_time}), and hold time (T_{hold_time}) of the flipflop.

$$T_{min} \geq T_{setup_time} + T_{clock_Q} + dly$$


$$F_{max} = 1 / T_{min} = 1 / (T_{setup_time} + T_{clock_Q} + dly)$$

2. Setup time of the flop is 6ns, the hold time of the flop is 2ns, and the clock to output (Q) delay is 10ns.

- i. Calculate the minimum clock period required to handle the circuit by drawing a digital logic circuit for function clock frequency divided by 2

$$T_{min} = T_{setup_time} + T_{clock_Q}$$

$$T_{min} = 10ns + 6ns = 16ns$$



- ii. Determine the status of hold time violation

Hint : $T_{min} \geq T_{setup_time} + T_{clock_Q} + dly$

$T_{hold_time} \leq T_{clock_Q} + delay$

- Hold time (T_{hold_time}) = 2 ns
- Clock-to-Q delay (T_{clock_Q}) = 10 ns

For a hold time violation to occur, the data input must change before the hold time has elapsed after the clock edge.

In other words, the data input must remain stable for the hold time period after the clock edge. The hold time requirement is met if:

$$T_{\text{clock_Q}} \geq T_{\text{hold_time}}$$

Substituting the given values:

$$10 \text{ ns} \geq 2$$

Since 10 ns is greater than 2 ns, the hold time requirement is satisfied, and there is no hold time violation.