## DAY 43 - 111 DAYS VERIFICATION CHALLENGE

Topic: Verilog FAQs

Skill: Verilog, RTL design

#### DAY 43 CHALLENGE:

# 1. What are basic components of a module? Which components are mandatory?

The basic components of a module include:

#### **Module Declaration:**

• This defines the name of the module and its interface (i.e., input and output ports).

#### **Port List:**

- This specifies the input and output ports of the module. Ports are the interface through which the module communicates with the outside world.
- Ports are declared as input, output, or inout.

# **Internal Signals:**

• These are wires or registers used internally within the module to connect different parts of the logic or to store intermediate values.

# **Behavioural or Structural Description:**

• This describes the functionality of the module. It can be written using behavioural constructs like always blocks or continuous assignments with assign statements, or using structural descriptions that instantiate other modules.

#### **Module Instantiation:**

• This is optional but is used when one module instantiates another. It allows for a hierarchical design approach.

#### **Endmodule:**

• This keyword marks the end of the module definition.

# 2. Should a module that does not interact with its environment have any I/O ports?

A module that does not interact with its external environment generally does not need I/O ports. Ports are typically used for interfacing with other modules or external systems. However, there are some scenarios where even a self-contained module might have ports, such as:

- Debugging or Testing Purposes: To observe internal signals or control test modes.
- Clock or Reset Signals: Even if a module's internal logic does not require external data, it might still need a clock or reset signal.
- Future Scalability: To allow for potential future interactions or integrations.

But in a purely self-contained and isolated module with no need for external signals, ports are not necessary.

# 3. How can a race condition occur in Verilog? What are ways to avoid the race condition?

Race Condition in Verilog: A race condition occurs when the outcome of a circuit or system depends on the relative timing of events or signals. In Verilog, this can happen due to:

- **Non-Blocking vs. Blocking Assignments:** Using non-blocking (<=) and blocking (=) assignments incorrectly can cause race conditions, especially in sequential logic.
- **Multiple Drivers:** If two or more processes try to drive the same signal at the same time, the result can be unpredictable.
- Order of Execution: The execution order of concurrent statements in Verilog is undefined, which can lead to unexpected results.

## **Avoiding Race Conditions:**

• Use Non-Blocking Assignments (<=) in Sequential Logic: This ensures that all assignments occur simultaneously, based on the clock edge.

- Blocking Assignments (=) for Combinational Logic: Use blocking assignments for combinational logic within always blocks to ensure the correct order of operations.
- **Proper Synchronization**: Use proper synchronization techniques for signals crossing clock domains.
- **Avoid Multiple Drivers:** Ensure that only one source drives a signal at any given time.
- Follow Good Coding Practices: Clearly separate combinational and sequential logic, and avoid using # delays in synthesizable code.

# 4. What is the difference between the following lines-of code?

$$reg1 \le #10 reg2$$
;

reg1 <= #10 reg2; uses a non-blocking assignment with a delay of 10 time units. In non-blocking assignments, the right-hand side (reg2) is evaluated immediately, but the assignment to reg1 is scheduled to occur after the specified delay. This is typically used in sequential logic.

reg3 = #10 reg4; uses a blocking assignment with a delay of 10 time units. In blocking assignments, the entire statement is executed sequentially, and the assignment to reg3 will occur only after the 10 time units delay has passed. This form of assignment is used in combinational logic, but the use of delays in blocking assignments can lead to unpredictable simulation results.

# 5. Consider a 2:1 mux; what will the output F be if the Select (sel) is "X"?

When sel is "X" (unknown or undefined), the output F also becomes unknown or undefined. This is because the mux cannot deterministically decide which input to select when the select line is unknown. The output in simulation tools might be shown as "X" (indicating unknown) or "Z" (high impedance), depending on the simulator's handling of unknown states.

# 6. Write Verilog code for

# a. a parallel encoder

```
always @(*) begin
         case (in)
             4'b0001: out = 2'b00;
             4'b0010: out = 2'b01;
             4'b0100: out = 2'b10;
             4'b1000: out = 2'b11;
             default: out = 2'bxx; // Undefined or multiple inputs
     active
         endcase
     end
     endmodule
  b. priority encoder
module priority_encoder (
    input [7:0] in, // 8 input lines
    output reg [2:0] out, // 3-bit binary output
    output reg valid // Valid output signal
);
always @(*) begin
    valid = 1'b1; // Assume valid output unless proven otherwise
    case (1'b1) // Priority is given from MSB to LSB
        in[7]: out = 3'b111;
        in[6]: out = 3'b110;
        in[5]: out = 3'b101;
        in[4]: out = 3'b100;
        in[3]: out = 3'b011;
        in[2]: out = 3'b010;
        in[1]: out = 3'b001;
        in[0]: out = 3'b000;
        default: begin
            out = 3'bxxx; // Undefined output
           valid = 1'b0; // No valid input
        end
    endcase
end
endmodule
```

#### c. read & write into a file

```
module file io example;
integer file in, file out;
reg [31:0] data;
initial begin
    // Open files
    file in = $fopen("input.txt", "r");
    file out = $fopen("output.txt", "w");
    // Check for file errors
    if (file in == 0 \mid \mid file out == 0) begin
        $display("Error opening file");
        $finish;
    end
    // Read from input and write to output
    while (file_in, "%d\n", data) != -1) begin
        $fwrite(file out, "Data: %d\n", data);
    end
    // Close files
    $fclose(file in);
    $fclose(file out);
end
endmodule
```

# 7. What is the difference between compiled, interpreted, event based and cycle-based simulators?

# **Compiled Simulators:**

- Definition: Translate the hardware description language (HDL) code (e.g., Verilog or VHDL) into a form that can be directly executed by the computer, typically machine code.
- Characteristics: Fast execution speed because the simulation code is compiled into machine code.

• Use Case: Often used for large designs where simulation speed is critical.

# **Interpreted Simulators:**

- Definition: Execute the HDL code line-by-line or statement-by-statement without converting it to machine code.
- Characteristics: Slower execution compared to compiled simulators but more flexible and easier to debug.
- Use Case: Useful during the early stages of design for rapid prototyping and debugging.

#### **Event-Based Simulators:**

- Definition: Simulate the design by tracking changes (events) on signals. Only the parts of the design affected by these changes are re-evaluated.
- Characteristics: Efficient for designs with sparse signal changes, as only relevant parts of the design are processed.
- Use Case: Suitable for most digital designs, especially those with complex timing requirements.

#### **Cycle-Based Simulators:**

- Definition: Evaluate the design on a cycle-by-cycle basis, ignoring the finer timing details within each clock cycle.
- Characteristics: Faster than event-based simulators for synchronous designs, as they skip the detailed timing simulation within a clock cycle.
- Use Case: Ideal for designs where only the clock cycle behavior is important, such as high-level architectural simulations.

# 8. Can we mix blocking and nonblocking in one always block?

Mixing them in the same block can cause confusion and potentially incorrect simulation results because blocking assignments take effect immediately, while nonblocking assignments are delayed until the end of the current time step.

However, if necessary, they can be mixed with careful consideration, especially when distinguishing between different types of logic (combinational vs. sequential) within the same block.

# 9. How do we avoid Latch in Verilog?

Latches are generally unintended in digital designs because they can introduce timing issues and unpredictable behavior. Here are some ways to avoid latches in Verilog:

## 1. Fully Specify Combinational Logic:

• Ensure that all branches of combinational logic (if, case, etc.) assign values to the output signals. Missing assignments can lead to inferred latches.

```
always @(*) begin
  case (sel)
    2'b00: out = a;
    2'b01: out = b;
    2'b10: out = c;
    default: out = 8'b0; // Assign default value
  endcase
end
```

### 2. Use Default Assignments:

• Initialize output signals to default values at the beginning of the combinational block.

```
always @(*) begin
  out = 8'b0; // Default assignment
  if (condition) out = value1;
  else out = value2;
end
```

# 3. Avoid Incomplete Sensitivity Lists:

• Use @(\*) for combinational logic to ensure all input signals are included in the sensitivity list.

```
always @(*) begin
    // Combinational logic
end
```

# 10. How can we initialize following memory array in Verilog:

```
reg [7:0] my_memory [0:255];
```

To initialize a memory array in Verilog, you can use the \$readmemh or \$readmemb system tasks to read values from a file or directly specify values within an initial block. Here are examples for both methods:

#### Direct Initialization in initial Block:

```
module memory_initialization;
  reg [7:0] my_memory [0:255];

initial begin
    my_memory[0] = 8'h01;
    my_memory[1] = 8'h02;
    my_memory[2] = 8'h03;
    // Continue initializing the memory array end
endmodule
```