

DAY 52 - 111 DAYS VERIFICATION CHALLENGE

Skill: BFM, Bus Monitors

Topic: Verilog, RTL Design

DAY 52 CHALLENGE:

1. What things should you consider while implementing messaging in a model?

- ☐ Message Levels: Implement different levels like INFO, WARN, ERROR, DEBUG to categorize the messages.
- ☐ Configuration: Allow configuration to enable or disable specific message levels.
- ☐ Message Formatting: Ensure messages are well-formatted for readability, including timestamp, severity level, and message content.
- ☐ Performance Impact: Minimize the performance impact of logging, especially for high-frequency messages.
- ☐ Thread Safety: Ensure thread safety if the model operates in a multi-threaded environment.
- ☐ Persistence: Decide whether messages need to be logged to a file, console, or both.
- ☐ Localization: Consider support for different languages if the system will be used in a global context.
- ☐ Error Handling: Implement robust error handling for logging mechanisms themselves to avoid failure in critical systems.

2. How are message levels are implemented in a BFM

3. What is a Bus Functional Model (BFM)?

A Bus Functional Model (BFM) is a model that simulates the behavior of a bus in a system-on-chip (SoC) or other hardware designs. It abstracts the low-level details and provides a high-level interface to drive and monitor bus transactions.

4. What are a few considerations that go into designing a BFM?

- ☐ Bus Protocol Compliance: Ensure the BFM adheres strictly to the bus protocol specifications.

- ☐ Flexibility: Allow parameterization to adapt to different configurations and bus widths.
- ☐ Performance: Optimize for simulation performance.
- ☐ Debugging Features: Include extensive logging and error-checking mechanisms.
- ☐ Ease of Use: Provide simple APIs for driving and monitoring transactions.
- ☐ Scalability: Ensure the BFM can handle varying numbers of masters and slaves.

5. What is a typical flow in designing a BFM?

- ☐ Understand Protocol Specifications: Thoroughly review the bus protocol.
- ☐ Define Interfaces: Create the required interfaces and signals.
- ☐ Implement Transaction Tasks: Write tasks to generate bus transactions.
- ☐ Implement Response Tasks: Write tasks to handle responses from the bus.
- ☐ Add Monitoring and Logging: Include mechanisms for observing and logging transactions.
- ☐ Test the BFM: Validate the BFM against known good designs.

6. How can BFMs be used to inject intentional errors in the stimulus?

BFMs can be designed to inject errors by:

- Corrupting Data: Modify data bits intentionally.
- Timing Violations: Introduce timing violations like setup/hold time violations.
- Protocol Violations: Generate transactions that do not conform to the bus protocol.
- Fault Injection: Simulate stuck-at faults or transient errors on bus signals.

7. What are the main responsibilities of a bus monitor?

- Transaction Tracking: Track and log all transactions on the bus.
- Protocol Checking: Verify that all transactions conform to the bus protocol.
- Data Integrity Checking: Ensure data is correctly transmitted and received.
- Timing Analysis: Check for timing violations.
- Error Reporting: Report any protocol violations or errors detected.

8. Design of a bus monitor & explain it's working.

9. What are the considerations in designing a Monitor?

- Accuracy: Ensure accurate tracking and logging of all bus transactions.
- Protocol Awareness: Be aware of the bus protocol to accurately detect violations.
- Performance: Minimize the performance overhead of monitoring.
- Configurability: Allow configuration of monitoring parameters.
- Comprehensive Reporting: Provide detailed error messages and logs.
- Scalability: Design to monitor multiple buses or a wide range of bus configurations.

10. A 1-bit full subtractor has 3 inputs x, y and z(previous borrow) & 2 outputs D(difference) and B(borrow). The logic equations for D & B are as follows:

$$D = x'y'z + x'yz' + xy'z' + xyz$$

$$B = x'y + x'z + yz$$

i. Write the Verilog RTL description for the full subtractor.

```
module full_subtractor (  
    input wire x,  
    input wire y,  
    input wire z,  
    output wire D,  
    output wire B  
);  
  
    assign D = (~x & ~y & z) | (~x & y & ~z) | (x & ~y & ~z) | (x & y & z);  
    assign B = (~x & y) | (~x & z) | (y & z);  
  
endmodule
```

ii. Optimize for fastest timing.

The equations are already optimized for minimal logic levels. Further optimization can be done by using faster logic gates if needed.

iii. Apply stimulus to verify that the design functions properly.

```
module testbench;  
    reg x, y, z;  
    wire D, B;  
  
    full_subtractor uut (  
        .x(x),  
        .y(y),
```

```

        .z(z),
        .D(D),
        .B(B)
    );

    initial begin
        $monitor("x=%b, y=%b, z=%b -> D=%b, B=%b", x, y, z, D,
B);

        x = 0; y = 0; z = 0; #10;
        x = 0; y = 0; z = 1; #10;
        x = 0; y = 1; z = 0; #10;
        x = 0; y = 1; z = 1; #10;
        x = 1; y = 0; z = 0; #10;
        x = 1; y = 0; z = 1; #10;
        x = 1; y = 1; z = 0; #10;
        x = 1; y = 1; z = 1; #10;
        $finish;
    end
endmodule

```

iv. Print error messages wherever necessary.

```

module testbench;
    reg x, y, z;
    wire D, B;
    reg [3:0] expected_D, expected_B;

    full_subtractor uut (
        .x(x),
        .y(y),
        .z(z),
        .D(D),
        .B(B)
    );

    initial begin
        $monitor("x=%b, y=%b, z=%b -> D=%b, B=%b", x, y, z, D,
B);

        // Define the expected outputs for all input combinations
        expected_D = 4'b0001_0110_1000_1111;
        expected_B = 4'b0011_0111_1001_1101;

        // Test all combinations
        for (int i = 0; i < 8; i = i + 1) begin
            {x, y, z} = i;
            #10;
            if (D !== expected_D[i] || B !== expected_B[i]) begin
                $display("ERROR:  x=%b,  y=%b,  z=%b  ->  D=%b
(expected %b), B=%b (expected %b)",
                        x,    y,    z,    D,    expected_D[i],    B,
expected_B[i]);
            end
        end
        $finish;
    end
endmodule

```