DAY 42 - 111 DAYS VERIFICATION CHALLENGE

Topic: Advanced verilog codes

Skill: Verilog, RTL design

DAY 42 CHALLENGE:

1. Design the following in Verilog:

A circuit that can be used as an inverter/buffer depending on the input signal INV. If INV=1, the circuit acts as an inverter. If INV=0, the circuit acts as a Buffer.

```
module inverter buffer (
    input data in,
    input inv,
    output reg data out
    );
                                                 Value
                               Name
                                                               1,000.000 ns
always @(*)
                                ₩ data in
    begin
                                                0
                                ₩ inv
                                ₩ data_out
         if(inv)
             begin
                  data out = ~data in ;
              end
         else
             begin
                  data out = data in ;
              end
    end
endmodule
```

2. Design a module 4bit_adder_subtractor_dut which has a function 4b_add_sub which takes an input signal add. If add=1, the function performs addition of two 4-bit inputs 'A' & 'B', else it performs subtraction of 'A' & 'B'

```
module add sub(
     input add,
     input [3:0] A,
                                                      Value
                                Name
                                                                       1,000.000 ns
     input [3:0] B,
                                                                                     . . . l . . . .
                                  ₩ add
     output reg[4:0] out
                                > M A[3:0]
                                                                                           8
                                                                               15
     );
                                                     3
                                  ■ B[3:0]
                                                                                           3
always @(*)
                                  ■ out[3:0]
                                                                               12
                                                                                     14
                                                                                           11
    begin
          if (add)
              out = A + B;
         else
```

3. Design following using Verilog:

out = A - B;

I. 3-bit Johnson Counter

end

endmodule

```
module three_bit_johnson_cnt(
    input clk,
    input rst,
    output reg [2:0] count
    );

always @(posedge clk or posedge rst)
    begin
        if (rst)
            count <= 3'b000;
    else
            count <= {~count[0],count[2:1]};
    end
endmodule</pre>
```



II. SR latch

```
module SR_latch(
    input wire S, R,
    output reg Q, Qn
```

```
);
always @(*) begin
    if (S == 1 \&\& R == 0) begin
        Q <= 1'b1;
        Qn <= 1'b0;
    end else if (S == 0 && R == 1) begin
        Q <= 1'b0;
        On <= 1'b1;
    end else if (S == 0 && R == 0) begin
        // Maintain previous state; no changes to Q and Qn
    end else if (S == 1 && R == 1) begin
        // This is typically an invalid state for an SR latch
        // Outputs remain unchanged or follow a specific
behavior based on design choice
    end
end
endmodule
```

4. Design an FSM in Verilog with below states:

- I. IDLE This is the default state on reset.IDLE state can transition to 2 states GRNTO & GRNT1: GRNT0- if req0=1 GRNT1- if req1=1
- II. GRNT 0 This state is achieved from IDLE state when req0=1 If req0 remains '1', the state GRNTO state remains unchanged.

If req0 = 0, then GRNTO transitions to IDLE state.

III. GRNT 1 - This state is achieved from IDLE state when req1=1 If req1 remains '1', the state GRNT1 state remains unchanged.

If req1 =0, then GRNT1 transitions to IDLE state.

```
localparam GRNT1 = 2'b10;
// State register
reg [1:0] next state;
\//\ Sequential logic for state transition
always @(posedge clk or posedge rst) begin
    if (rst) begin
        state <= IDLE;</pre>
    end else begin
        state <= next_state;</pre>
    end
end
// Combinational logic for next state determination
always @(*) begin
    case (state)
        IDLE: begin
            if (req0) begin
                next state = GRNT0;
            end else if (req1) begin
                next state = GRNT1;
            end else begin
                next state = IDLE;
            end
        end
        GRNT0: begin
            if (req0) begin
                next state = GRNT0; // Remain in GRNT0 if req0
is high
            end else begin
                next state = IDLE; // Transition to IDLE if req0
goes low
            end
        end
        GRNT1: begin
            if (req1) begin
                next state = GRNT1; // Remain in GRNT1 if req1
is high
            end else begin
                next state = IDLE; // Transition to IDLE if req1
goes low
            end
        end
        default: next state = IDLE; // Default to IDLE for safety
    endcase
end
endmodule
```

