DAY 34 -111 DAYS VERIFICATION CHALLENGE

Topic: Basic Verilog codes

Skill: Verilog

DAY 34 CHALLENGE:

1. Explain with example different methods to code a clock in Verilog.

```
1. initial
      Begin
      Clk = 0;
      end
always #5 clk = \simclk;
2. module clock_divider(
    input clk in,
    output reg clk out
);
    reg [3:0] count = 0;
    always @(posedge clk in) begin
        count <= count + 1;</pre>
        if (count == 4) begin
             clk out <= ~clk out;</pre>
             count <= 0;
        end
    end
```

2. Write a Verilog code for:

endmodule

```
I. synchronous reset
    module synchronous_reset(
              input clk ,
               input rst );
    always @(posedge clk)
    begin
               if(rst)begin
```

II. Asynchronous reset

```
module synchronous_reset(
    input clk ,
    input rst );
always @(posedge clk or posedge rst)
begin
    if(rst)begin
        // give value zero to all variable
    end
    else begin
        // perform any operation
    end
end
end
end
end
end
end
```

3. Write a Verilog code to swap contents of two registers:

I. with a temporary register

```
module swaping (
      input clk ,
      input rst,
      input [7:0]a in,
      input [7:0]b in,
      output reg [7:0]a out,
      output reg [7:0]b out
        );
Reg [7:0] temp ;
always @(posedge clk)
begin
      if(rst)begin
            a out <= 0;
            b_out <= 0;
      else begin
            temp <= a out ;</pre>
             a out <= b out ;
            b out <= temp ;</pre>
      end
end
endmodule
```

II. without a temporary register

```
module swaping (
  input clk ,
  input rst,
  input [7:0]a_in,
  input [7:0]b_in,
```

```
output reg [7:0]a_out,
  output reg [7:0]b_out
  );

Reg [7:0] temp;

always @(posedge clk)
begin
    if(rst)begin
        a_out <= 0;
        b_out <= 0;
    else begin
        a_out <= a_out ^ b_out;
        b_out <= a_out ^ b_out;
        a_out <= a_out ^ b_out;
    end
end
end
end</pre>
```

4. Design following using Verilog:

- I. XNOR Gate
- II. D-FF
- III. 2:1 Mux
- IV. 2-bit Full adder

5. Design a Verilog code to execute following truth table:

Input		Output	
a	b	X	y
0	0	1	0
0	1	1	1
1	0	0	0
1	1	0	1

end