DAY 64 - 111 DAYS VERIFICATION CHALLENGE

Topic: SV regions, modport, variables

Skill: System Verilog

DAY 64 CHALLENGE:

1. Explain event regions in System Verilog?

SystemVerilog simulation uses event regions to manage how and when different portions of a simulation occur. These regions are important to ensure that the simulation behaves predictably and efficiently. The event regions are divided as follows:

- **Preponed Region:** Used for sampling the state of variables before any events take place in the current time step.
- **Active Region:** Where the main simulation events (assignments, blocking assignments) are scheduled and executed.
- **Inactive Region:** Scheduled updates that do not affect the current simulation cycle and are deferred to a later time.
- NBA (Non-blocking Assignments) Region: Used to process non-blocking assignments (<=).
- Observed Region: This is where assertions are evaluated.
- Reactive Region: Updates that can occur in response to changes in the observed region.
- **Postponed Region:** This occurs at the end of the time step and is used for final checks or display statements (\$monitor).

2. Mention the purpose of dividing time slots in system Verilog?

Dividing time slots in SystemVerilog ensures that:

- The order of operations is predictable and deterministic.
- There are no race conditions between different processes in the simulation.
- Blocking and non-blocking assignments, events, and assertions happen in a well-defined sequence, which is essential for accurate modeling of digital hardware behavior.

• Ensures simulation correctness by avoiding simultaneous updates that could lead to unpredictable results.

3. What are modports?

Modports are part of the SystemVerilog interface construct and allow for defining directional access (input, output, inout) to the signals in an interface. Modports help control which signals can be read or written by different modules that use the interface. For example:

```
interface my_interface;
  logic a, b, c;
  modport master (input a, output b);
  modport slave (input b, output c);
endinterface
```

4. What is the use of modports?

The purpose of modports is to define different views of an interface for different components. It:

- Helps in restricting read/write access to specific signals based on the role (e.g., master, slave) in the design.
- Makes the design more modular and reusable.
- Simplifies the connection between modules and interfaces, ensuring that only the appropriate signals are accessible as inputs or outputs based on the component's functionality.

5. What is the use of \$cast?

\$cast is used in SystemVerilog for type conversion, especially when working with objects and user-defined types. It checks whether the cast is valid at runtime and allows safe conversion of one type to another.

- Syntax: \$cast(destination, source)
- It is often used when dealing with class objects to ensure that an object of one class type can be safely cast to another.
- If the cast is unsuccessful, \$cast returns 0 (failure); otherwise, it returns 1 (success).

6. What is static variable?

A static variable in SystemVerilog is one that retains its value across different invocations of a function or block.

• Declaring a variable as static ensures that it persists throughout the simulation and does not get reinitialized every time the block or function is entered.

```
function int counter();
   static int count = 0;
   count = count + 1;
   return count;
endfunction
```

7. What is public declaration?

In SystemVerilog, public declarations refer to members of a class that are accessible from outside the class. By default, class properties and methods in SystemVerilog are public, meaning they can be accessed directly from other classes or modules.

```
class MyClass;
  public int myVar;
  function void setVar(int v);
    myVar = v;
  endfunction
endclass
```

In this case, myVar and the setVar function are public, meaning they can be accessed from outside the class.

8. What is the use of local?

The local keyword in SystemVerilog is used within classes to restrict access to class properties or methods. local makes a variable or method private to the class and its subclasses. It enhances encapsulation by ensuring that the members marked local are not accessible from outside the class or object.

```
class MyClass;
  local int secretValue;
  function void setSecret(int val);
    secretValue = val;
  endfunction
endclass
```

Here, secretValue is private to MyClass, and cannot be accessed directly outside the class. Only methods within the class (like setSecret) can interact with it.

9. What is the use of package?

In SystemVerilog, a package is a container used to define reusable code, such as:

- Constants (parameter or localparam)
- Data types (typedef, struct)
- Functions and tasks
- Classes
- Interfaces

Packages allow the design to be modular and maintainable by:

- Promoting reusability: Common definitions and components can be used across different modules without duplication.
- Encouraging consistency: Packages ensure that definitions and data types are consistent across the entire design.
- Providing scope control: Packages help organize code into namespaces to prevent naming conflicts.

```
package my_package;
  parameter int WIDTH = 8;
  typedef struct { logic [WIDTH-1:0] data; } data_t;
  function int add(int a, int b);
    return a + b;
  endfunction
endpackage
```

10. What is the difference between bit [7:0] and byte?

- bit [7:0]: This is a vector of 8 individual bits where each bit can have a value of 0 or 1 (binary).
 - o Example: bit [7:0] data;
 - It represents unsigned numbers and allows you to define an 8-bit variable.
- byte: A built-in SystemVerilog type that represents a signed 8-bit value.
 - Example: byte data;
 - o Since it is signed, it can hold values from -128 to 127.

The key differences:

• Signed vs. Unsigned: byte is signed, whereas bit [7:0] is unsigned.

• Data type: byte is a predefined type for 8-bit signed values, whereas bit [7:0] is more flexible and can be used for both signed or unsigned numbers, depending on how you define it.

11. What is chandle in System Verilog?

In SystemVerilog, chandle (C-handle) is a special data type used to store a reference to an external object, typically for foreign function interface (FFI) or integration with C language models. A chandle can hold a pointer or handle to data outside the SystemVerilog environment, such as hardware resources, files, or C-allocated memory.

```
chandle my handle;
```

It is often used in **DPI** (**Direct Programming Interface**) to exchange data between C/C++ and SystemVerilog.

12. What is difference between define and parameter?

- **define:** A preprocessor directive used to create macros or symbolic constants. It is processed before simulation and is not part of the simulation itself.
 - Example: define WIDTH 8`
 - Scope: Global, and cannot be overridden.
 - Usage: For constants or simple code substitution.
- **parameter:** A constant defined within modules that can be overridden at module instantiation.
 - Example: parameter WIDTH = 8;
 - Scope: Local to the module or block but can be overridden.
 - Usage: For design constants that need to be passed down and possibly changed by instantiating modules.

13. How automatic variables are useful in Threads?

Automatic variables are local variables that are created and initialized each time a function or block is entered and are destroyed when the block exits. They provide thread safety because each thread gets its own copy of the variable, preventing race conditions. This is especially useful in fork-join blocks or other multithreading scenarios.

```
task automatic my_task();
  int i;
  // Each thread has its own 'i' variable
Endtask
```

In contrast, **static variables** are shared across all threads, which can lead to race conditions if not handled properly.

14. Write code to extract 5 elements at a time from a queue.

You can use a foreach loop or pop_front() method to extract elements from a queue. Here's a simple approach using pop_front() to extract 5 elements at a time:

```
int my_queue[$] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
int temp_queue[5];
for (int i = 0; i < 5; i++) begin
    temp_queue[i] = my_queue.pop_front();
end</pre>
```

This code will extract the first 5 elements from my_queue and store them in temp_queue. You can run this in a loop to continue extracting more elements.

15. How to check if any bit of the expression is X or Z?

To check if any bit of an expression contains X or Z, you can use the $^\sim$ operator (bitwise XNOR operator) combined with a comparison to 1'b0 or 1'b1.

```
logic [7:0] value;
if (^value !== 1'b0) begin
    $display("Expression contains X or Z");
End
```

Here, the **reduction XNOR** operator ($^{\sim}$) is applied to all bits of value. If any bit is X or Z, the result will not be a valid logic 0 or 1, thus the comparison will detect the presence of X or Z.