

# DAY 40 - 111 DAYS VERIFICATION CHALLENGE

Topic: Parameters

Skill: Verilog

DAY 40 CHALLENGE:

## 1. What are the three kinds of parameters?

**Module Parameters:** These are used to define constant values within a module. They can be set during module instantiation to customize the module's behavior. Module parameters are declared using the parameter keyword. For example:

```
module my_module #(parameter WIDTH = 8) (  
    input [WIDTH-1:0] data_in,  
    output [WIDTH-1:0] data_out  
);
```

**Local Parameters:** Local parameters are similar to module parameters but are intended for internal use within the module. They cannot be overridden during instantiation, ensuring that they remain constant and internal to the module. They are declared using the localparam keyword. For example:

```
module my_module #(parameter WIDTH = 8) (  
    input [WIDTH-1:0] data_in,  
    output [WIDTH-1:0] data_out  
);  
  
    localparam MAX_VALUE = 255;
```

**Parameter Overrides:** These are the values provided during the instantiation of a module to override the default parameter values defined within the module. This is done by specifying the parameter values when the module is instantiated. For example:

```
my_module #(.WIDTH(16)) u1 (  
    .data_in(data_in),  
    .data_out(data_out)  
);
```

## 2. How can I override a module's parameter values during instantiation?

To override a module's parameter values during instantiation, you can specify the new values in the module instantiation using the syntax `#(.PARAMETER_NAME(VALUE))`.

```
module my_module #(parameter WIDTH = 8) (  
    input [WIDTH-1:0] data_in,  
    output [WIDTH-1:0] data_out  
);  
  
// Instantiation with overridden parameter  
my_module #(.WIDTH(16)) u1 (  
    .data_in(data_in),  
    .data_out(data_out)  
);
```

In this example, the `WIDTH` parameter of `my_module` is overridden with the value 16

## 3. What are the rules governing parameter assignments?

- **Parameters are constants:** They cannot be changed at runtime; they are set at compile time.
- **Parameters must be known at compile time:** They cannot depend on runtime conditions.
- **Type compatibility:** When overriding parameters, the new values must be compatible with the type expected by the module.
- **Syntax:** Use `#(.PARAMETER_NAME(VALUE))` for setting parameters during instantiation.

## 4. How do I prevent selected parameters of a module from being overridden during instantiation?

To prevent selected parameters from being overridden during instantiation, you can use `localparam` instead of `parameter`. `localparam` values are constant and cannot be modified from outside the module.

```
module my_module #(parameter WIDTH = 8) (  
    input [WIDTH-1:0] data_in,
```

```

        output [WIDTH-1:0] data_out
    );

    localparam MAX_VALUE = 255; // This value cannot be overridden
endmodule

```

## 5. What are the differences between using 'define, and using either parameter or defparam for specifying variables?

- **define:** A preprocessor directive used to define macros. It's a global substitution, not limited to specific modules, and used mainly for constants and macro expansion.
- **parameter:** Used for defining constants within a module, allowing for parameterization of module behavior. They can be overridden during instantiation.
- **defparam:** A way to override parameters after module instantiation. It allows setting parameter values for instances but is less commonly used in modern Verilog code.

## 6. What are the pros and cons of specifying the parameters using the defparam construct vs. specifying during instantiation?

### Pros of defparam:

- Flexibility: Can change parameter values after instantiation.
- Useful for setting parameters in deeply nested module hierarchies.

### Cons of defparam:

- Can make the code harder to read and maintain.
- Not supported in SystemVerilog, which encourages using parameter overrides during instantiation.

### Pros of Specifying During Instantiation:

- Clear and explicit: Parameter values are set where the module is instantiated.
- Better readability and maintainability.
- Supported in SystemVerilog.

### Cons of Specifying During Instantiation:

- Parameters must be set at the time of instantiation.

## 7. What is the difference between the specparam and parameter constructs?

- parameter: Used for defining parameters within a module that can be overridden during instantiation.
- specparam: Used within specify blocks to specify timing constraints and conditions for modules, especially in timing checks.

```
specify
    specparam t_rise = 200, t_fall = 150;
endspecify
```

## 8. What are derived parameters? When are derived parameters useful, and what are their limitations?

Derived parameters are parameters calculated from other parameters or constants within the module. They are useful for creating dependent values and ensuring consistency.

```
module my_module #(parameter WIDTH = 8) (
    input [WIDTH-1:0] data_in,
    output [WIDTH-1:0] data_out
);
    localparam HALF_WIDTH = WIDTH / 2;
endmodule
```

### Uses:

- Maintaining consistent relationships between parameters.
- Reducing the risk of errors in complex calculations.

### Limitations:

- Changes in the base parameter require re-calculation of derived parameters.
- Must be constant and known at compile time.

## 9. Explain overriding of parameters using defparam with an example.

defparam is used to override parameters for a specific instance of a module. It's less common and considered less readable.

```
module my_module #(parameter WIDTH = 8) (
```

```

        input [WIDTH-1:0] data_in,
        output [WIDTH-1:0] data_out
    );
my_module u1 (
    .data_in(data_in),
    .data_out(data_out)
);
// Overriding WIDTH for instance u1 using defparam
defparam u1.WIDTH = 16;

```

## 10. Explain the meaning of following code snippets :-

### I. specify

**specparam t\_rise=200, t\_fall=150;**

#### **endspecify**

This specify block defines timing parameters for the module. t\_rise and t\_fall specify the rise and fall times, respectively, used in timing analysis.

### II. parameter **BUS WIDTH=32, DATA WIDTH=64;**

This code defines two parameters, BUS\_WIDTH and DATA\_WIDTH, with default values of 32 and 64, respectively. These parameters can be used to configure the bit-widths of buses and data paths in the module.