

# DAY 45-111 DAYS VERIFICATION CHALLENGE

Topic: RTL Design

Skill: Verilog, RTL Design

## DAY 45 CHALLENGE:

### 1. What do conditional assignments get inferred into?

Conditional assignments in hardware description languages like Verilog are typically synthesized into multiplexers (muxes). The conditions dictate the selection signals for the multiplexer, and the data sources connected to the mux inputs correspond to the possible outcomes of the conditional statement.

### 2. What is the logic that gets synthesized when conditional operators in a single continuous assignment are nested?

When nested conditional operators (`? :`) are used in a single continuous assignment, they also get synthesized into multiplexers. The nesting results in a hierarchy of multiplexers where the output of one mux becomes the input to another. This can lead to increased logic levels and delay if not optimized.

### 3. Why should a nonblocking assignment be used for sequential logic, and what would happen if a blocking assignment were used? Compare it with the same code in a combinational block.

- **Nonblocking Assignments (`<=`):** These are used in sequential logic (e.g., within always blocks triggered by clock edges). They allow the simulator to update all the registers at the end of the time step, preventing race conditions. In hardware, they represent flip-flops or latches.
- **Blocking Assignments (`=`):** These are typically used in combinational logic. In sequential logic, using blocking assignments can lead to unintended results because they update immediately, potentially causing timing issues and incorrect behavior due to race conditions.

### Comparison:

In a combinational block, blocking assignments are straightforward as they model combinational behavior. However, in sequential logic, nonblocking assignments are preferred to avoid timing issues and ensure correct register updating order.

#### **4. What does the logic in a function get synthesized into? What are the area and timing implications of calling functions in RTL?**

In RTL, functions are synthesized into combinational logic. A function encapsulates a set of operations that execute in one clock cycle, translating to a combinational circuit. The area and timing implications depend on the complexity of the operations within the function:

- Area: A more complex function with many operations or wide data paths will consume more area due to the increased number of gates required.
- Timing: The critical path through the function's logic will determine the timing. Long critical paths can lead to slower clock speeds or timing violations.

#### **5. What does the logic in a task get synthesized into? Explain with an example.**

Tasks in RTL can be synthesized into either combinational or sequential logic, depending on their use:

- Example: A task used within a procedural block that is clocked (like an always block with a clock trigger) will likely be synthesized into a series of operations that take multiple clock cycles, such as a state machine.

Tasks can handle more complex, multi-cycle operations compared to functions, which are limited to combinational logic.

#### **6. What are the differences between using a task, and defining a module for implementing reusable logic?**

☐ Task:

- Used within a module and cannot be instantiated multiple times as separate entities.
- Suitable for sequences of operations that do not require separate synthesis units.

☐ Module:

- Defines a separate hardware block that can be instantiated multiple times, allowing for modular and reusable design.

- Suitable for creating distinct hardware components that may be used in different parts of the design or across different projects.

## **7. Can tasks and functions be declared external to the scope of module-endmodule?**

Tasks and functions cannot be declared outside the scope of a module-endmodule block in Verilog. They must be defined within a module but can be used across different procedural blocks within that module.

## **8. Design a 4-bit up-down counter which has an input up\_down. When up\_down = 1, it acts as an up counter, when up\_down = 0, it acts as a down counter.**

```
module up_down_counter (
    input clk,
    input reset,
    input up_down,
    output reg [3:0] count
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            count <= 4'b0000;
        else if (up_down)
            count <= count + 1;
        else
            count <= count - 1;
    end
endmodule
```

## **9. Design a binary to Gray Code Converter in Verilog.**

```
module binary_to_gray (
    input [3:0] binary,
    output [3:0] gray
);
    assign gray[3] = binary[3];
    assign gray[2] = binary[3] ^ binary[2];
```

```
    assign gray[1] = binary[2] ^ binary[1];  
    assign gray[0] = binary[1] ^ binary[0];  
endmodule
```