Building Blocks

Entity Declaration

Description	Example	
entity entity_name is	entity register8 is	
port (port (
[signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: in std_logic;	
{; [signal] identifier {, identifier}: [mode] signal_type});	data: in std_logic_vector	or(7 downto 0);
<pre>end [entity] [entity_name];</pre>	q: out std_logic_vec	tor(7 downto 0));
	end register8;	

Entity Declaration with Generics

Description	Example
entity entity_name is	entity register_n is
generic (generic(
[signal] identifier {, identifier}: [mode] signal_type	width: integer :=8);
[:=static_expression]	port (
{;[signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: in std_logic;
[:=static_expression]});	data: in std_logic_vector(width-1 downto 0);
	q: out std_logic_vector(width-1 downto 0));
port (end register_n;
[signal] identifier {, identifier}: [mode] signal_type	
{; [signal] identifier {, identifier}: [mode] signal_type});	
end [entity] [entity_name];	

Architecture Body

```
Description
                                                                                       Example
architecture architecture_name of entity_name is
                                                               architecture behavioral of register8 is
 type_declaration
                                                               begin
 | signal_declaration
                                                                 process (rst, clk)
 constant declaration
                                                                  begin
 component declaration
                                                                    if (rst='1') then
 alias declaration
                                                                      q \le (others => '0');
 attribute specification
                                                                      elseif (clk'event and clk='1') then
 | subprogram body
                                                                      if (en='1') then
                                                                         q \le data;
begin
                                                                      else
  { process_statement
                                                                         q \leq q;
  | concurrent_signal_assignment_statement
                                                                      end if;
  | component_instantiation_statement
                                                                    end if;
  | generate statement }
                                                                 end process
end [architecture] [architecture name];
                                                               end behavioral;
                                                               architecture archfsm of fsm is
                                                               type state type is (st0, st1, st2);
                                                               signal state: state_type;
                                                               signal y, z: std logic;
```

```
begin
  process begin
   wait until clk = '1';
     case state is
      when st0 =>
       state \leq st1;
        y <= '1';
      when st1 =>
       state \le st2;
        z \le '1';
      when others =>
        state \le st3;
        y <= '0';
        z \le '0';
    end case;
end process;
end archfsm;
```

Declaring a Component

Description	Example
component _name	component register8
port (port (
[signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: in std_logic;
{; [signal] identifier {, identifier}: [mode] signal_type});	data: in std_logic_vector(7 downto 0);
end component [component _name];	q: out std_logic_vector(7 downto 0));
	end component;

Declaring a Component with Generics

```
Description
                                                                                      Example
component component _name
                                                              component register8
generic (
                                                               generic(
   [signal] identifier {, identifier}: [mode] signal_type
                                                                    width: integer :=8);
     [:=static_expression]
                                                                port (
  {:[signal] identifier {, identifier}: [mode] signal type
                                                                 clk, rst, en: in std logic;
     [:=static_expression]});
                                                                  data:
                                                                               in std_logic_vector(width-1 downto 0);
                                                                            out std logic vector(width-1 downto 0));
                                                                  end component;
port (
  [signal] identifier {, identifier}: [mode] signal_type
   {; [signal] identifier {, identifier}: [mode] signal type});
end [component ] [component name];
```

Component Instantiation (named association)

Description	Example
instantiation_label:	architecture arch8 of reg8 is
component_name	signal clock, reset, enable: std_logic;
port map (<pre>signal data_in, data_out: std_logic_vector(7 downto 0);</pre>
port_name => signal_name	begin
expression	First_reg8: register8
variable_name	port map (
open	$clk \Rightarrow clock,$
{, port name => signal name	rst = reset

expression	en => enable,
variable_name	data =>data_in,
open});	q=> data_out);
	end arch8;

Component Instantiation with Generics (named association)

Description	Example
instruction_label:	architecture structural of reg5 is
component_name	signal clock, reset, enable: std_logic;
generic map(<pre>signal data_in, data_out: std_logic_vector(7 downto 0);</pre>
generic_name => signal_name	begin
expression	First_reg5: Registern
variable_name	generic map (width => 5) no semicolon here
open	port map (
{, generic_name => signal_name	clk => clock,
expression	rst => reset,
variable_name	en => enable,
open})	data =>data_in,
port map (q=> data_out);
port_name => signal_name	end structural;
expression	
variable_name	
open	
{, port_name => signal_name	
expression	
variable_name	
open});	

Component Instantiation (positional association)

Description	Example
instantiation_label:	architecture structural of reg8 is
component_name	<pre>signal clock, reset, enable: std_logic;</pre>
port map (signal_name expression	<pre>signal data_in, data_out: std_logic_vector(7 downto 0);</pre>
variable_name open	begin
{, signal_name expression	First_reg8: register8
variable_name open});	<pre>port map (clock, reset, enable, data_in, data_out);</pre>
	end structural;

Component instantiation with Generics (positional association)

Description	Example
instantiation_label: component_name generic map(signal_name expression	architecture structural of reg5 is signal clock, reset, enable: std_logic; signal data_in: std_logic_vector(7 downto 0); signal data_out: std_logic_vector(7 downto 0); begin first_reg5: register_n generic map (5) port map (clock, reset, enable, data_in, data_out); end structural;

Concurrent statements

Boolean equations

Description	Example
	$v \le (a \text{ and } b \text{ and } c) \text{ or } d;$
relation { and relation}	parenthesis required with 2-level logic
relation {or relation}	$w \le a \text{ or } b \text{ or } c;$
relation {xor relation}	$x \le a \text{ xor } b \text{ xor } c;$
relation {nand relation}	$y \le a$ nand b nand c;
relation {nor relation}	$z \le a \text{ nor } b \text{ nor } c;$

When-else conditional signal assignment

Description	Example
{expression when condition else} expression;	$x \le $ '1' when b = c else '0';
	$y \le j$ when state = idle else
	k when state = second_state else
	m when others;

With-select-when Selected Signal Assignment

Description	Example
with selection_expression select	architecture archfsm of fsm is
{identifier <= expression when	type state_type is (st0, st1, st2, st3, st4, st5,
identifier expression	st6, st7, st8);
discrete_range others,}	signal state: state_type;
identifier <= expression when	signal y, z: std_logic_vector(3 downto 0);
identifier expression	begin
discrete_range others;	with state select
	$x \le "0000"$ when st0 st1,

"0010" when st2 st3,
y when st4,
z when others;
end archfsm;

Generate scheme for component instantiation or equations

Description	Example
generate_label:	g1: for i in 0 to 7 generate
(for identifier in discret_range) (if condition)	reg1: register8 port map (clock, reset,
generate	enable, data_in(i), data_out(i));
{concurrent_statement}	end generate g1;
end generate [generate_label];	
	g2: for j in 0 to 2 generate
	$a(j) \le b(j) \operatorname{xor} c(j);$
	end generate g2;

Sequential statements

Process statement

Description	Example
[process_label:] process (sensitivity_list)	my_process: process (rst, clk)
{type_declaration constant_declaration	constant zilch: std_logic_vector(7 downto 0) :=
variable_declaration alias_declaration}	"00000000";
begin	begin
{ wait_statement signal_assignment_statement	wait until clk = '1';
variable_assignment_statement	if $(rst = '1')$ then
if_statement case_statement loop_statement }	q<= zilch;
end process [process_label];	elsif (en = $'1'$) then
	$q \le data;$
	else
	$q \le q$;
	end if;
	end process my_process;

If-then-else statement

Description	Example
if condition then sequence_of_statements	if (count = "00") then
{ elsif condition then	a <= b;
sequence_of_statements}	elsif (count = "10") then
[else sequence_of_statements]	a<=c;
end if;	else
	a<=d;
	end if;

Case-when statement

Description	Example
case expression is	case count is
{when identifier expression	when "00" =>
discrete_range	a<=b;
others => sequence_of_statements}	when "10" =>
end case;	a<=c;
	when others =>
	a<=d;
	end case;

For-loop statement

Description	Example
[loop_lable:]	my_for_loop:
for identifier in discrete_range loop	for i in 3 downto 0 loop
{sequence_of_statements}	if $reset(i) = '1'$ then
end loop [loop_label];	$data_out(i) \le '0';$
	end if;
	end loop my for loop;

While-loop statement

Description	Example
[loop_label:]	count := 16;
while condition loop	while (count > 0) loop
{sequence_of_statements}	count := count - 1;
end loop [loop_label];	result <= data_in;
	end loop;

Describing Synchronous Logic Using Processes

No Reset (Assume clock is of type std_logic)

Description	Example
[process_label:]	reg8_no_reset:
process (clock)	process (clk)
begin	begin
if clock'event and clock = '1' then	if clk'event and clk = '1' then
synchronous_signal_assignment_statement;	q <= data;
end if;	end if;
end process [process_label];	end process reg8_no_reset;
or	or
[process_label:]	reg8_no_reset:
process	process
begin	begin
wait until clock = '1';	wait until clk = '1';
synchronous_signal_assignment_statement;	$q \le data;$
end process [process_label];	end process reg8_no_reset;

Synchronous Reset

Description	Example
[process_label:]	reg8_sync_reset:
process (clock)	process (clk)
begin	begin
if clock'event and clock = '1' then	if clk'event and clk = '1' then
<pre>if synch_reset_signal = '1' then</pre>	<pre>if synch_reset = '1' then</pre>
synchronous_signal_assignment_statement;	q <= "00000000";
else	else
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end if;	end if;
end process [process_label];	end process;

Asynchronous Reset or Preset

Description	Example
[process_label:]	reg8_async_reset:
process (reset, clock)	<pre>process (async_reset, clk)</pre>
begin	begin
if reset = '1' then	<pre>if async_reset = '1' then</pre>
asynchronous_signal_assignment_statement;	$q \leq (others \Rightarrow '0');$
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process_label];	<pre>end process reg8_async_reset ;</pre>

Asynchronous Reset and Preset

Description	Example
[process_label:]	reg8_async:
process (reset, preset, clock)	<pre>process (async_reset, async_preset, clk)</pre>
begin	begin
if reset = '1' then	<pre>if async_reset = '1' then</pre>
asynchronous_signal_assignment_statement;	$q \le (others => '0');$
elsif preset = '1' then	<pre>elsif async_preset = '1' then</pre>
synchronous_signal_assignment_statement;	$q \le (others => '1');$
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process label];	end process reg8 async;

Conditional Synchronous Assignment (enables)

Description	Example
[process_label:]	reg8_sync_assign:
process (reset, clock)	process (rst, clk)
begin	begin
if reset = '1' then	if rst = '1' then
asynchronous_signal_assignment_statement;	q <= (others => '0');
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
if enable = '1' then	if enable = '1' then

bit and bit_vector

Description	Example
Bit values are: '0' and '1'.	signal x: bit;
 Bit vector is an array of bits. Pre-defined by the IEEE 1076 standard. This type was used extensively prior to the introduction and synthesis-tool vendor support of std_logic_1064. Useful when metalogic values not required. 	<pre>if x = '1' then state <= idle; else state <= start; end if;</pre>

Boolean

Description	Example
Values are true and false	signal a: Boolean;
Often used as return values of function.	<pre>if a then state <= idle; else state <= start; end if;</pre>

Integer

```
Description
                                                                                       Example
• Values are the set of integers.
                                                              entity counter_n is
• Data objects of this type are often used for defining
                                                               Generic (
                                                                 width: integer := 8);
   widths of signals or as an operand in an addition or
                                                                port (
                                                                 clk, rst: in std logic;
• The types std logic vector work better than integer for
                                                                 count: out std_logic_vector(width-1 downto 0));
   components such as counters because the use of integers
                                                              end counter_n;
   may cause "out of range" run-time simulation errors
   when the counter reaches its maximum value.
                                                               process(clk, rst)
                                                                 begin
                                                                   if (rst = '1') then
                                                                      count <= (others => '0');
                                                                   elsif (clk'event and clk = '1') then
                                                                      count \le count + 1;
                                                                   end if;
                                                                end process;
```

Enumeration Types

Description	Example
Values are user-defined.	architecture archfsm of fsm is
 Commonly used to define states for a state machine. 	type state_type is (st0, st1, st2);
·	signal state: state_type;
	signal y, z: std_logic;
	begin
	process
	begin
	wait until clk'event;
	case state is
	when st0 =>
	state <= st2;
	y <= '1';
	$z \leq 0;$
	when st1 =>
	state <= st3;
	y <= '1';
	z <= '1';
	when others =>
	state <= st0;
	y <= '0';
	$z \leq 0$;
	end case;
	end process;
	end archfsm;

Variables

Description	Example
 Values can be used in processes and subprograms – that is, in sequential areas only. The scope of a variable is the process or subprogram. A variable in a subprogram. Variables are most commonly used as the indices of loops of for the calculation of intermediate values, or immediate assignment. To use the value of a variable outside of the process or subprogram in which it was declared, the value of the variable must be assigned to a signal. Variable assignment is immediate, not scheduled. 	<pre>architecture archloopstuff of loopstuff is signal data: std_logic_vector(3 downto 0); signal result: std_logic; begin process (data) variable tmp: std_logic; begin tmp := '1'; for i in a'high downto 0 loop tmp := tmp and data(i); end loop; result <= tmp; end process; end archloopstuff;</pre>

Data Types and Subtypes

Std_logic

Description	Example
• Values are:	signal x, data, enable: std_logic;
'U', Uninitialized	
'X', Forcing unknown	$x \le data when enable = '1' else 'Z';$
'0', Forcing 0	
'1', Forcing 1	
'Z', High impedance	
'W', Weak unknown	
'L', Weak 0	
'H', Weak 1	
'-', Don't care	
The standard multivalue logic system for VHDL model	
interoperability.	
• A resolved type (i.e., a resolution function is used to	
determine the outcome in case of multiple drivers).	
• To use must include the following two lines:	
library ieee;	
use ieee.std_logic_1164.all;	

Std_ulogic

Description	Example
Values are:	signal x, data, enable: std_ulogic;
'U', Uninitialized	
'X', Forcing unknown	$x \le data when enable = '1' else 'Z';$
'0', Forcing 0	
'1', Forcing 1	
'Z', High impedance	
'W', Weak unknown	
'L', Weak 0	
'H', Weak 1	
'-', Don't care	
• An unresolved type (i.e., a signal of this type may have only one driver).	
Along with its subtypes, std_ulogic should be used over user-defined types to ensure interoperability of VHDL models among synthesis and simulation tools.	
To use must include the following two lines:	
library ieee;	
use ieee.std_ilogic_1164.all;	

Std logic vector and std ulogic vector

Description	Example
Are arrays of type std_logic and std_ulogic.	signal mux: std_logic_vector(7 downto 0);
• Along with its subtypes, std_logic_vector should be used	
over user defined types to ensure interoperability of	if state = address or (state = ras) then
VHDL models among synthesis and simulation tools.	mux <= dram_a;
• To use must include the following two lines:	else
library ieee;	$mux \le (others => 'Z');$
use ieee.std logic 1164.all;	end if;

In, Out, Buffer, Inout

```
Description
                                                                   Example
                                            entity dff extra is
In: Used for signals (ports) that
are inputs-only to an entity.
                                                      port(
                                                               D: in STD LOGIC vector(3 downto 0);
Out: Used for signals that are
                                                               clock: in STD LOGIC;
outputs-only and for which the
                                                               E: in STD LOGIC;
values are not required internal
                                                               Q : out STD_LOGIC_vector(3 downto 0)
to the entity.
Buffer: Used for signals that are
                                                         );
                                            end dff extra;
outputs, but for which the values
are required internal to the given
                                            architecture behavior of dff extra is
entity. Caveat with usage: If the
                                            begin
local port of an instantiated
                                                      process(clock)
component is of mode buffer,
                                                       begin
then if the actual is also a port, it
                                                              if (clock = '1' and clock'EVENT) then
must be of mode buffer as well.
                                                                        if (E = '1') then
For this reason, some designers
                                                                        Q \leq D;
standardize on mode buffer as
                                                                        end if;
well.
                                                              end if:
Inout: Used for signals that are
                                                      end process;
truly bidirectional. May also be
                                                      -- enter your statements here --
used for signals that are inputs-
only or outputs, at the expense of
                                            end behavior;
code readability.
```

Operator

All operators of the class have the same level of precedence. The classes of operators are listed here in order of the decreasing precedence. Many of the operators are overloaded in the std_logc_1164, numeric_bit, and nmeric_std packages.

Miscellaneous Operators

Description	Example
• Operator: **, abs, not .	variable a, b: integer range 0 to 255;
 The not operator is used frequently, the other two are rarely used for designs to be synthesized. 	a <= b**2;

•	Predefined for any integer type (*, /, mod,
	rem), and any floating point type (*, /).

Sign

Description	Example
• Operators: +,	variable a, b, c: integer range 0 to 255;
 Rarely used for synthesis. 	
 Predefined for any numeric type (floating 	$b \le -(a+5);$
point or integer).	

Adding Operators

Description	Example
• Operators: +,-	signal count: integer range 0 to 255;
 Used frequently to describe incrementers, decrementers, adders, and subtractors. Predefined for any numeric type. 	count <= count -5;

Shift Operators

Description	Example
• Operators: sll, srl, sla, sra, rol, ror.	signal a, b: bit_vector(4 downto 0);
 Used occasionally. 	signal c: integer range 0 to 4;
 Predefined for any one-dimensional array with elements of type bit or Boolean. 	a <= b ror c;
Overloaded for std logic arrays.	

Relational Operators

Description	Example
• Operators: =, /=, <, <=, >>=.	signal a, b: integer range 0 to 255;
 Used frequently for comparisons. 	signal c: std_logic;
 Predefined for any type (both operands must be of same type). 	if a >= b then c <= '1'; else c <= '0';
	end if;

Logical Operators

Description	Example
 Operators: and, or, nand, nor, xor, xnor. 	signal a, b, c, d: std_logic;
 Used frequently to generate Boolean 	
equations.	$a \le b \text{ nand } c;$
 Predefined for types bit and Boolean. 	$d \le a \text{ xor } b;$
std_logic_1164 overloads these operators	
for std ulogic and its subtypes.	