

CprE 381: Computer Organization and Assembly-Level Programming


Project Part 1 Report

Team Members: Jayson Acosta, Parnika Dasgupta, Nakota Clark

Project Teams Group #: Section D_01

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an $N \times M$ table where each row corresponds to the output of the control logic module for a given instruction.

Instruction	Opcode	Funct	RegDst	Jump	Branch	MemRead	MemtoReg	ALUOp	MemWrite	ALUSrc	RegWrite
add	0	100000	1	0	0	0	0	10	0	0	1
addi	1000	N/A	0	0	0	0	0	0	0	1	1
addiu	1001	N/A	0	0	0	0	0	0	0	1	1
addu	0	100001	1	0	0	0	0	10	0	0	1
and	0	100100	1	0	0	0	0	10	0	0	1
andi	1100	N/A	0	0	0	0	0	0	0	1	1
beg	100	N/A	X	0	1	0X		1	0	0	0
bne	101	N/A	X	0	1	0X		1	0	0	0
j	10	N/A	X	1	0	0X		XX		0X	0
jal	11	N/A	X	1	0	0X		XX		0X	1
jr	0	1000X		1	0	0X		XX		0X	0
lui	1111	N/A	0	0	0	0	0	0	0	1	1
lw	100011	N/A	0	0	0	1	1	0	0	1	1
nor	0	100111	1	0	0	0	0	10	0	0	1
or	0	100101	1	0	0	0	0	10	0	0	1
ori	1101	N/A	0	0	0	0	0	0	0	1	1
slt	0	101010	1	0	0	0	0	10	0	0	1
slti	1010	N/A	0	0	0	0	0	0	0	1	1
sll	0	0	1	0	0	0	0	10	0	0	1
srl	0	10	1	0	0	0	0	10	0	0	1
sra	0	11	1	0	0	0	0	10	0	0	1
sw	101011	N/A	X	0	0	0X		0	1	1	0
sub	0	100010	1	0	0	0	0	10	0	0	1
subu	0	100011	1	0	0	0	0	10	0	0	1
xor	0	100110	1	0	0	0	0	10	0	0	1
xori	1110	N/A	0	0	0	0	0	0	0	1	1

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).

	Msg	000000	000001	000010	000011	000100	000101	001000	001001	001100	001101	001111	010100	100011	101011
itb_control_logic/s_opcode	000000	000000	000001	000010	000011	000100	000101	001000	001001	001100	001101	001111	010100	100011	101011
itb_control_logic/s_funct	000001	000001	001000	000001											
itb_control_logic/s_Jump	0														
itb_control_logic/s_RegDst	1														
itb_control_logic/s_branch	0														
itb_control_logic/s_memRead	0														
itb_control_logic/s_MemtoReg	0														
itb_control_logic/s_MemWrite	0														
itb_control_logic/s_ALUSrc	0														
itb_control_logic/s_RegWrite	1														
itb_control_logic/s_Halt	0														
itb_control_logic/s_ALUOp	10	10		00		01		00		11			00		

This testbench output shows that the control logic module is operating exactly as it should be based on our expected control signals. The test bench iterates through each of the opcodes and functions. The output for all of these test cases match what they should be.


[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

Our fetch logic supports the following control flow possibilities:


- Sequential execution: $PC = PC + 4$
- Branch instructions (beq, bne): $PC = PC + 4 + (\text{sign-extended immediate} \ll 2)$
- Jump instructions (j, jal): $PC = (PC + 4)[31:28]$ concatenated with (address $\ll 2$)
- Jump Register (jr): $PC = \text{register value}$
- These correspond to the MIPS branch (beq, bne), jump (j, jal), and jump register (jr) instructions.

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?

We needed to add a reset signal to set the PC register to the proper initial value. We also needed to add signals to handle Jump Return logic. We added a Jump Return enable and a Jump Return Address.



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.



This waveform shows that the fetch logic is working as expected. It was first reset and the value of PC went to 0x004000000 as expected. hen it went through 2 clock cycles without branching or jumping. The value increased by 4 each time as expected. Then was a branch instruction. This worked properly as $0x00400008 + 0x1000 + 0x4 = 0x0040100C$. Next was a jump instruction with the jump address being 0b11111000000000000000000000000000. Shifted left by 2 it becomes 0b11111000000000000000000000000000. Added with the 4 most significant bits of PC + 4 it becomes, 0b00001111100000000000000000000000. Which is 0x0F800000.

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

The difference between srl and sra is how it decides whether to shift in 1's or 0's. Logical shifts don't care about the numerical value, and so it shifts all the bits and place 0's in the new bits. Arithmetic shifts treat the values as numbers, and look at the sign bit to decide whether to shift in 0's or 1's. Sla does not exist because shifting to the left shifts in values to the least significant bits. Looking at the sign bit to decide which value to shift into these bits will not preserve the numerical value, and instead will make the number entirely different than expected. This means you should always shift in 0's, so sla would be the same as sll, and would be redundant to add separately.

Example of sla being incorrect:

-1 -4

sll 0b1111, 2 => 0b1100

-1 -1

sla 0b1111,2 => 0b1111


[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

My code implements both arithmetic and logical operations by using a control signal and if/elsif statements. The control bit is `Logic_Arith`; 0 means logical and 1 means arithmetic. This value decides which branch of the if/elsif to take. For logical shifts, I shift the data and treat it as an unsigned number, so that it shifts in 0's. Arithmetic treats the data as a signed number, so it will shift in 0's or 1's depending on the sign bit.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

In order to support left shift operations, I will just add a new control signal `Right_Left`, and this will decide whether to do a left or right shift. I will concatenate this bit with the `Logic_Arith` bit and use that combined signal as the control for the `if/elsif`. If the `Right_Left` bit is 1, it doesn't matter what the `Logic_Arith` bit is. I'll only need to add 1 more branch to shift the data to the left.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.




This image shows the shifter working properly for basic cases. I kept the input the same for all of them to make it easier for me to compare the results. The data in was always 0b00000000000000000000000000001111. The first operation was a srl operation with a shamt of 1. The result matches the expected result of 0b0000000000000000000000000000111. The second was a sra operation with a shamt of 3. It gave the expected result of 0b0000000000000000000000000000001. Then came a sll with a shamt of 2. It gave the expected result of 0b0000000000000000000000000000111100. Finally there is a sll with a shamt of 31. It gave the expected result of 0b10000000000000000000000000000000. This shows that the operations are working as expected.

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.


We didn't really have to design any other components to complete the ALU. We primarily used Behavioral instead of Structural. One component we did create was a separate ALU Controller to handle the logic that controls the ALU's output. This component was made to offload some of the control logic from the Control Logic module. This was done to simplify the code to prevent potential issues.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



When executing instructions, we needed a way to tell what instruction type we were going to use. For this problem, we created alu_control.vhd. This file took in 3 parameters, i_ALUOp (from the main control), i_Funct (from instruction function field) and i_InstOp. ALUOp would be 00 for memory references or immediate instructions, 01 when it is a branch instruction, 10 when it is a R-type instruction and 11 when it is an immediate instruction. From this it would assign o_ALU_Operation with the appropriate instruction based on the instruction type and function code / op code for the instructions based on i_Funct (R-type) or i_InstOp (I-type and Branch)


[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is `slt` implemented?




Overflow is handled with a case statement that takes the most significant bit of the 2 inputs and the output. These 3 bits are concatenated together in a signal called `s_overflow_detect`. If the operation is addition if the signal is 001 or 110 then overflow occurred. If the operation is subtraction and the signal is 011 or 100 then overflow happened. Zero is calculated using a case statement as well. If the ALUOP is for `beq` and the result is 0, then Zero becomes 1. Otherwise it is zero. If the ALUOP for `bne` then if the result $\neq 0$, then Zero becomes 1. `slt` is implemented using dataflow and simply uses `<` to compare the inputs and if it is true it outputs 1, otherwise it outputs 0.

[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.



This waveform demonstrates our processor successfully completing our test program for all of the required arithmetic/logical operations. This is a waveform of the ALU in particular, because it handles all of these instructions, so it can tell you if it is working properly without having all of the other signals to sift through. All of the tests completed successfully, but i'll give some examples.



This image shows that addition is working, as $2+2=4$ as the output demonstrates.

