EE5516 VLSI Architectures for Signal Processing and Machine Learning

Lab Report - Experiment No.4

Nakul C - 122101024

Abstract

The goal of this experiment is to design and implement CORDIC (Coordinate Rotation Digital Computer) both Rotation and Vectoring in both iterative and pipelined using Verilog. CORDIC is a commonly used algorithm in digital signal processing for calculating trigonometric and logarithmic functions, Here we are implementing rotation CORDIC to find cosine and sine of an angle given an angle as the input and vectoring CORDIC to find the magnitude and angle of an point given its Cartesian coordinate as its input. The implementation of pipelining technique aims to improve the performance of the circuits by allowing multiple operations to be executed in parallel.

1 Introduction

CORDIC (Coordinate Rotation Digital Computer) is an algorithm used for efficiently computing various mathematical functions, such as trigonometric and hyperbolic functions, as well as matrix and vector operations. It was first introduced by Jack E. Volder in 1959. Pipelined CORDIC is a variant of the original algorithm that takes advantage of pipelining techniques to increase the speed of computation. Pipelining involves breaking down the CORDIC algorithm into smaller stages and processing multiple data inputs simultaneously, with each stage working on a different data input. This results in a significant improvement in processing speed and efficiency.

2 Implementation

CORDIC (Coordinate Rotation Digital Computer) is a hardware-efficient iterative method which uses rotations to calculate a wide range of elementary functions.




Figure 1: Rotating a vector $(x_{\rm in}, y_{\rm in})$ by an angle θ

After rotation we can find the new vector (x_R, y_R) as

$$\begin{bmatrix} x_R \\ y_R \end{bmatrix} = \begin{bmatrix} \cos(\theta) & -\sin(\theta) \\ \sin(\theta) & \cos(\theta) \end{bmatrix} \begin{bmatrix} x_{\rm in} \\ y_{\rm in} \end{bmatrix}$$

If we choose $x_{\rm in} = 1$ and $y_{\rm in} = 0$, then $x_R = \cos(\theta)$ and $y_R = \sin(\theta)$. The above equation can be rewritten in matrix form as:

$$\begin{bmatrix} x_R \\ y_R \end{bmatrix} = k * \begin{bmatrix} 1 & -\tan(\theta) \\ \tan(\theta) & 1 \end{bmatrix} \begin{bmatrix} x_{\text{in}} \\ y_{\text{in}} \end{bmatrix}$$

The above equation shows that rotation can be converted to multiplication, and a single rotation requires four multiplications. CORDIC algorithm tries to achieve rotation without multiplication. This first fundamental idea resorted by CORDIC is that rotating an input vector by an arbitrary angle θ_i is equal to rotating the vector by several small angles $\Delta\theta_i$, where $i=0,1,2,\ldots,n$.

$$\theta = \sum_{i=0}^{n} \Delta \theta_i$$

The second fundamental idea is to choose the small elementary angles in such a way that $\tan \Delta \theta_i = 2^{-i}$. In this way multiplication by $\tan \Delta \theta_i$ becomes bitwise shift which is much faster compared to multiplication. It was found that sum of these smaller angle converges to desired angle by choosing the value of n. Here were choosing n as 15. These smaller angles are now called CORDIC angles, where $\Delta \theta_i = \tan^{-1} 2^{-i}$, $i = 0, 1, 2, \ldots, 15$.

Now we have to multiply the result with $\prod_{i=0}^{15} \cos \Delta \theta_i$. This multiplication acts as a gain which is equal to $K \approx 0.6072$. To remove this gain, we can give our inputs x and y scaled by a factor of 1/K.

Therefore, after removing the scaling factor, we obtain the following equations of CORDIC as:

$$x[i+1] = x[i] \mp 2^{-i}y[i]$$

 $y[i+1] = y[i] \pm 2^{-i}x[i]$

The above equations show that the algorithm will always perform a certain number of rotations with the predefined angles. The algorithm determines in which direction the rotation will happen, clock-wise or anti-clock wise during each iteration. The signs +/- will be decided based on the direction of rotation. This is accomplished by recording the angle of previous rotations and comparing the overall achieved rotation with the desired angle. If the desired rotation is larger than previously achieved rotation, then we need to rotate anti-clockwise in the next iteration. If the achieved angle is smaller than the desired angle then we have to rotate in clock-wise direction in the next iteration.

For example, if we have $\theta_{\rm in}$ as 58° and at the beginning of the algorithm we have achieved zero degree of rotation, so desired angle 58° > 0, so we will rotate the vector by 45° in anticlockwise direction. In second iteration 58° > 45°, that is achieved angle is still smaller than desired angle, so we will rotate the vector by 26.565° in anticlockwise direction. The resulting angle greater than desired angle so we will rotate in clockwise direction in next iteration. And the process will go on like this until 16 iterations are performed.

$$\theta_{\rm error} = \theta_{\rm desired} - \theta_{\rm achieved}$$

$$\theta_{\text{desired}} = \tan^{-1} \left(\sum_{i=0}^{n} \Delta \theta_i \right)$$

This equation can be included in previous set of equations as

$$\theta[i+1] = \theta[i] \mp \tan^{-1} 2^{-i}$$

Where θ_i is the error signal. If the error signal is greater than zero then we have to rotate in anti-clockwise direction and the equation become,

$$x[i+1] = x[i] - 2^{-i}y[i]$$

$$y[i+1] = y[i] + 2^{-i}x[i]$$

$$\theta[i+1] = \theta[i] - \Delta\theta_i$$

When the error signal is less than zero, we have to rotate in clock wise direction and the equations become,

$$x[i+1] = x[i] + 2^{-i}y[i]$$

 $y[i+1] = y[i] - 2^{-i}x[i]$
 $\theta[i+1] = \theta[i] + \Delta\theta_i$

These three iterations are basis of CORDIC algorithm.

3 Structural Design

To effectively manage the CORDIC algorithm, Three 2:1 multiplexers (MUXes), one each for the X, Y, and θ registers are used. Each MUX is responsible for controlling the inputs to its respective register, providing flexibility in data manipulation and ensuring accurate computation of the CORDIC algorithm.

The system initializes in the IDLE state and transitions to an operational state upon the assertion of the "operands valid" qualifier. Once activated, the system progresses to the BUSY state, facilitating the transmission of Cartesian coordinates (X,Y) and the input angle θ to the input ports of the registers. These inputs are processed by the registers at the subsequent positive clock edge, guided by their respective enable signals. Also the control path for the vectoring and rotation CORDIC will be similar

During the rotation stage of the CORDIC algorithm, the system computes the new X and Y coordinates based on the current angle and magnitudes. Each MUX selects the appropriate inputs for its corresponding register, ensuring seamless interchange of values and precise rotation calculations.

In the vectoring stage, the system computes the magnitude and angle of the given Cartesian coordinates (X,Y). The magnitude is extracted directly from the output of the X register, while the angle is calculated based on the relationship between X and Y values.

By leveraging three 2:1 MUXes and carefully coordinating their inputs with the register values, our system efficiently executes the CORDIC algorithm, ensuring accurate computation of trigonometric functions and effective management of larger values within the algorithm's framework.

In pipelined CORDIC, the system is divided into 16 stages, designated from stage 0 to stage 15. Each stage comprises three registers, three adders, and two shifters. The pipelining strategy allows for parallel processing of CORDIC iterations, significantly improving performance and throughput.

In rotation CORDIC, the system adjusts the signs of the coordinates if the angle (θ) becomes negative to ensure correct computation of trigonometric functions. Conversely, in vectoring CORDIC, the system changes signs when the output y-coordinate (y_{out}) becomes negative, aligning with the algorithm's requirements for magnitude and angle computation.

Unlike traditional CORDIC implementations, pipelined CORDIC does not incorporate a control path. Instead, it relies solely on the pipelined structure to manage data flow and computation across stages. Each stage operates independently, processing input data and passing results to the subsequent stage without the need for centralized control.




Figure 2: Architecture for data path of Rotation CORDIC




Figure 3: Architecture for data path of Vectoring CORDIC




Figure 4: Architecture for control path of Rotation and vectoring CORDIC




Figure 5: Architecture of Rotation pipelined CORDIC




Figure 6: Architecture of Vectoring pipelined CORDIC

4 Experimental Procedure

4.1 Iterative Rotation CORDIC

```
module top_module(
2
        input signed [15:0] x_in, y_in, theta_in,
3
        input operands_val,
        input Clk, Rst, ack,
        output signed [15:0] x_out, y_out,
6
        output out_valid,
        output [1:0] state
   );
        wire x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
11
           i_en;
        wire i_eq_16;
12
13
14
        datapath d1 (
15
            .x_in(x_in),
16
17
            .y_in(y_in),
18
            .theta_in(theta_in),
            .Clk(Clk),
19
            .x_MUX_sel(x_MUX_sel),
20
            .y_MUX_sel(y_MUX_sel),
21
            .theta_MUX_sel(theta_MUX_sel),
22
            .i_MUX_sel(i_MUX_sel),
23
            .x_en(x_en),
24
            .y_en(y_en),
25
            .theta_en(theta_en),
26
            .i_en(i_en),
27
            .x_out(x_out),
            .y_out(y_out),
            .theta_out(theta_out),
31
            .i_eq_16(i_eq_16)
       );
32
33
        controlpath c1 (
34
            .ack(ack),
35
            .Rst(Rst),
36
            .Clk(Clk),
37
            .operands_val(operands_val),
38
            .i_eq_16(i_eq_16),
39
            .x_MUX_sel(x_MUX_sel),
40
            .y_MUX_sel(y_MUX_sel),
41
            .theta_MUX_sel(theta_MUX_sel),
42
            .i_MUX_sel(i_MUX_sel),
43
            .x_en(x_en),
44
            .y_en(y_en),
45
            .theta_en(theta_en),
46
            .i_en(i_en),
47
            .out_valid(out_valid),
48
            .state(state)
       );
   endmodule
52
53
54
55
   //Datapath
56
   module datapath(
```

```
input signed [15:0] x_in, y_in, theta_in,
59
         input Clk,
60
         input x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
61
             i_en,
         output reg signed [15:0] x_out, y_out, theta_out,
62
         output i_eq_16
63
64
        );
65
66
        wire signed [15:0] x_MUX_out, y_MUX_out, theta_MUX_out, x_i, y_i;
        reg signed [15:0] x, y, theta, atan_out;
67
        reg [3:0] address, i;
68
        wire [3:0] i_1;
69
70
        // Look Up Table
71
72
73
         always @(*)
74
             begin
75
             address <= i;
76
             begin
77
                  case (address)
                      4'b0000: atan_out <= 16'b0011001001000100;
78
                           4'b0001: atan_out <= 16'b0001110110101100;</pre>
79
                           4'b0010: atan_out <= 16'b0000111110101101;
80
                           4'b0011: atan_out <= 16'b00000111111110101;
81
                           4'b0100: atan_out <= 16'b00000011111111110;
82
                           4'b0101: atan_out <= 16'b0000001000000000;
83
84
                           4'b0110: atan_out <= 16'b0000000100000000;
                           4'b0111: atan_out <= 16'b0000000010000000;
85
                           4'b1000: atan_out <= 16'b000000001000000;
86
                           4'b1001: atan_out <= 16'b000000000100000;
87
                           4'b1010: atan_out <= 16'b0000000000010000;
88
                           4'b1011: atan_out <= 16'b0000000000001000;</pre>
89
                           4'b1100: atan_out <= 16'b0000000000000100;
90
                           4'b1101: atan_out <= 16'b0000000000000010;
91
                           4'b1110: atan_out <= 16'b000000000000001;
92
                           4'b1111: atan_out <= 16'b0000000000000000;</pre>
93
94
                      endcase
                  \quad \texttt{end} \quad
95
             end
         always @(posedge Clk)
97
98
             begin
                 if (x_en)
99
                      x <= x_MUX_out;</pre>
100
                  if (y_en)
101
                      y <= y_MUX_out;</pre>
102
                  if (theta_en)
103
                      theta <= theta_MUX_out;</pre>
104
                  if (i_en)
105
                      i <= i_1;
106
             end
107
108
109
         always @(*)
110
             if (theta[15] == 1)
111
             begin
112
                  x_out = x + y_i;
113
                 y_{out} = y - x_{i};
114
115
                  theta_out = theta + atan_out;
                  end
117
             else
118
             begin
119
                 x_{out} = x - y_{i};
                 y_out = y + x_i;
120
```

```
theta_out = theta - atan_out;
121
122
123
124
        assign i_1 = i_MUX_sel ? i + 1 : 0;
125
        assign x_MUX_out = x_MUX_sel ? x_out : x_in;
126
127
        assign y_MUX_out = y_MUX_sel ? y_out : y_in;
        assign theta_MUX_out = theta_MUX_sel ? theta_out : theta_in;
128
        assign i_eq_16 = (i == 15);
129
130
        barrel_shifter b1 (x, i, x_i);
131
        barrel_shifter b2 (y, i, y_i);
132
133
134
135
    endmodule
136
137
    // implementation of Barrel Shifter
138
139
140
   module barrel_shifter(
        input [15:0] input_data,
141
        input [3:0] control,
142
        output reg [15:0] output_data);
143
144
    always @(*)
145
    begin
146
147
      case(control)
        4'b0000: output_data <= input_data;
        4'b0001: output_data <= {1'b0, input_data[15:1]};
149
        4'b0010: output_data <= {2'b00, input_data[15:2]};
150
        4'b0011: output_data <= {3'b000, input_data[15:3]};</pre>
151
        4'b0100: output_data <= {4'b0000, input_data[15:4]};
152
        4'b0101: output_data <= {5'b00000, input_data[15:5]};
153
        4'b0110: output_data <= {6'b000000, input_data[15:6]};
154
        4'b0111: output_data <= {7'b0000000, input_data[15:7]};
155
        4'b1000: output_data <= {8'b00000000, input_data[15:8]};
156
        4'b1001: output_data <= {9'b000000000, input_data[15:9]};
157
        4'b1010: output_data <= {10'b0000000000, input_data[15:10]};
        4'b1011: output_data <= {11'b0000000000, input_data[15:11]};
        4'b1100: output_data <= {12'b00000000000, input_data[15:12]};
160
        4'b1101: output_data <= {13'b000000000000, input_data[15:13]};
161
        4'b1110: output_data <= {14'b000000000000, input_data[15:14]};
162
        4'b1111: output_data <= {15'b00000000000000, input_data[15]};
163
      endcase
164
165
166
    endmodule
167
168
    // ControlPath
169
170
   module controlpath(
171
        input ack, Rst, Clk, operands_val, i_eq_16,
172
        output reg x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel,
173
        output reg x_en, y_en, theta_en, i_en,
174
        output out_valid,
175
        output reg [1:0] state = 2'b00
176
   );
177
178
179
180
        reg [1:0] state_next;
181
182
183 //parameters to define the states
```

```
184
         parameter idle = 2'b00;
185
         parameter busy = 2'b01;
186
         parameter done = 2'b10;
187
188
189
    // Finding current state
191
    always @(posedge Clk or posedge ack)
192
193
         begin
             if (Rst)
194
                  state <= idle;</pre>
195
196
                  state <= state_next;</pre>
197
         end
198
199
    //combinational logic to find next state
200
201
    always @(*)
202
203
         case(state)
             idle : begin
204
                  x_MUX_sel = 0;
205
                  y_MUX_sel = 0;
206
                  theta_MUX_sel = 0;
207
                  i_MUX_sel = 0;
208
                  x_en = 1;
209
                  y_en = 1;
210
                  theta_en = 1;
211
                  i_en = 1;
212
213
                  if (operands_val == 1) state_next = busy;
214
                  else state_next = idle;
215
216
                  end
217
218
219
             busy : begin
220
                  x_MUX_sel = 1;
221
                  y_MUX_sel = 1;
222
                  theta_MUX_sel = 1;
                  i_MUX_sel = 1;
223
                  x_en = 1;
224
                  y_en = 1;
225
                  theta_en = 1;
226
                  i_en = 1;
227
228
229
                  if (i_eq_16 == 1) state_next = done;
                  else state_next = busy;
230
231
232
                  \quad \texttt{end} \quad
233
             done : begin
234
                  x_MUX_sel = 0;
235
                  y_MUX_sel = 0;
236
                  theta_MUX_sel = 0;
237
                  x_en = 0;
238
                  y_en = 0;
239
240
                  i_en = 0;
241
                  theta_en = 0;
242
                  if (ack == 1) state_next = idle;
243
                  else state_next = done;
244
245
                  end
246
```

4.2 Pipelined Rotation CORDIC

```
module pipelined_cordic(
       input Clk, Rst,
2
       input signed[15:0] x_in, y_in, theta_in,
3
       output reg signed[15:0] sine_theta,
4
       output reg signed[15:0] cosine_theta
5
   );
6
   reg signed [15:0] x[0:15], y[0:15], theta[0:15], x_out[0:15], y_out[0:15],
       theta_out[0:15];
   wire signed [15:0] atan_out [0:15];
   reg [3:0] stage; // Counter to track pipeline stages
10
11
   assign atan_out[0] = 16'b0011001001000100;
12
   assign atan_out[1] = 16'b0001110110101100;
13
   assign atan_out[2] = 16'b0000111110101101;
14
   assign atan_out[3] = 16'b00000111111110101;
15
   assign atan_out[4] = 16'b000000111111111110;
16
   assign atan_out[5] = 16'b0000001000000000;
17
   assign atan_out[6] = 16'b0000000100000000;
18
   assign atan_out[7] = 16'b000000010000000;
19
   assign atan_out[8] = 16'b000000001000000;
20
   assign atan_out[9] = 16'b000000000100000;
21
   assign atan_out[10] = 16'b0000000000010000;
   assign atan_out[11] = 16'b0000000000001000;
23
   assign atan_out[12] = 16'b0000000000000100:
24
   assign atan_out[13] = 16'b0000000000000010;
25
   assign atan_out[14] = 16'b000000000000001;
26
   assign atan_out[15] = 16'b0000000000000000;
27
28
   // Generate block for pipeline stages
   genvar i;
30
   generate
31
       for (i = 0; i < 16; i = i + 1) begin : stages</pre>
32
            always @(posedge Clk or posedge Rst) begin
33
34
                if (Rst)
                    begin
35
                         x[i] <= 0;
36
                         y[i] <= 0;
37
                         theta[i] <= 0;
38
                    end
39
                else
40
                    begin
41
                         if (i == 0) begin
42
                             x[i] <= x_in;
43
                             y[i] <= y_in;
44
                             theta[i] <= theta_in;</pre>
45
                         end else begin
46
                             x[i] <= x_out[i-1];
47
                             y[i] <= y_out[i-1];
48
                             theta[i] <= theta_out[i-1];</pre>
49
                         end
50
                    end
51
```

```
end
52
53
            always @(*) begin
54
                 if (theta[i][15] == 1) begin
55
                      x_{out}[i] = x[i] + (y[i] >> (i));
56
                      y_{out}[i] = y[i] - (x[i] >> (i));
57
58
                      theta_out[i] = theta[i] + atan_out[i];
59
                 end else begin
60
                      x_{out}[i] = x[i] - (y[i] >> (i));
                      y_{out[i]} = y[i] + (x[i] >> (i));
61
                      theta_out[i] = theta[i] - atan_out[i];
62
                 end
63
            end
64
        end
65
   endgenerate
66
67
   always @(posedge Clk or posedge Rst) begin
        if (Rst) begin
70
            sine_theta <= 0;</pre>
71
            cosine_theta <= 0;</pre>
72
        end else begin
            sine_theta <= y_out[15]; // Output from the last stage</pre>
73
            cosine_theta <= x_out[15]; // Output from the last stage</pre>
74
        end
75
   end
76
77
   endmodule
```

4.3 Iterative Vectoring CORDIC

```
1
   module CORDDICvectoring(
2
     input signed [15:0] x_in, y_in,
3
       input operands_val,
       input Clk, Rst, ack,
5
       output signed [15:0] x_out, y_out, theta_out,
6
       output out_valid
   );
       wire x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
10
        wire i_eq_16;
11
12
13
       datapath d1 (
14
            .x_in(x_in),
15
            .y_in(y_in),
16
            .Clk(Clk),
17
            .Rst(Rst),
18
            .x_MUX_sel(x_MUX_sel),
19
            .y_MUX_sel(y_MUX_sel),
20
            .theta_MUX_sel(theta_MUX_sel),
21
            .i_MUX_sel(i_MUX_sel),
22
23
            .x_en(x_en),
            .y_en(y_en),
24
            .theta_en(theta_en),
25
            .i_en(i_en),
26
            .x_out(x_out),
27
            .y_out(y_out),
28
            .theta_out(theta_out),
29
            .i_eq_16(i_eq_16)
30
       );
31
```

```
32
       controlpath c1 (
33
            .ack(ack),
34
            .Rst(Rst),
35
            .Clk(Clk),
36
            .operands_val(operands_val),
37
38
            .i_eq_16(i_eq_16),
39
            .x_MUX_sel(x_MUX_sel),
40
            .y_MUX_sel(y_MUX_sel),
            .theta_MUX_sel(theta_MUX_sel),
41
            .i_MUX_sel(i_MUX_sel),
42
            .x_en(x_en),
43
            .y_en(y_en),
44
            .theta_en(theta_en),
45
            .i_en(i_en),
46
47
            .out_valid(out_valid)
       ):
   endmodule
50
51
52
53
   //Datapath
54
55
   module datapath(
56
     input signed [15:0] x_in, y_in,
57
        input Clk, Rst,
58
        input x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
59
        output reg signed [15:0] x_out, y_out, theta_out,
60
       output i_eq_16
61
       );
62
63
       wire signed [15:0] x_MUX_out, y_MUX_out, theta_MUX_out, x_i, y_i;
64
       reg signed [15:0] x, y, theta, atan_out;
65
       reg [3:0] i;
66
67
       // Look Up Table
        always @(*)
70
            begin
71
              case(i)
72
                     4'b0000: atan_out <= 16'b0011001001000100;</pre>
73
                         4'b0001: atan_out <= 16'b0001110110101100;
74
                         4'b0010: atan_out <= 16'b0000111110101101;
75
76
                         4'b0011: atan_out <= 16'b00000111111110101;
                         4'b0100: atan_out <= 16'b00000011111111110;
77
                         4'b0101: atan_out <= 16'b0000001000000000;
78
                         4'b0110: atan_out <= 16'b0000000100000000;
79
                         4'b0111: atan_out <= 16'b0000000010000000;
                         4'b1000: atan_out <= 16'b000000001000000;
81
                         4'b1001: atan_out <= 16'b0000000000100000;</pre>
82
                         4'b1010: atan_out <= 16'b0000000000010000;
83
                         4'b1011: atan_out <= 16'b0000000000001000;</pre>
84
                         4'b1100: atan_out <= 16'b0000000000000100;
85
                         4'b1101: atan_out <= 16'b0000000000000010;
86
                         4'b1110: atan_out <= 16'b0000000000000001;
87
                         4'b1111: atan_out <= 16'b0000000000000000;
88
89
                     endcase
            end
        always @(posedge Clk)
91
            begin
92
              if (Rst)
93
```

```
begin
94
                 x_out <= 0;</pre>
95
                 y_out <= 0;
96
                 theta_out <= 0;
97
                 end
98
                 else
99
100
                 begin
101
                 if (x_en) x_out <= x_MUX_out;</pre>
                 if (y_en) y_out <= y_MUX_out;</pre>
102
                 if (theta_en) theta_out <= theta_MUX_out;</pre>
103
                 end
104
                 if (i_en) i <= i + 1; else i <= 0;</pre>
105
              end
106
107
108
          always @(*)
109
            if (y_out[15] == 0)
110
111
              begin
112
                   x = x_out + y_i;
113
                   y = y_out - x_i;
                    theta = theta_out + atan_out;
114
115
                    end
              else
116
              begin
117
                   x = x_out - y_i;
118
                   y = y_out + x_i;
119
120
                   theta = theta_out - atan_out;
121
                    end
122
123
         assign x_MUX_out = x_MUX_sel ? x : x_in;
124
         assign y_MUX_out = y_MUX_sel ? y : y_in;
125
         assign theta_MUX_out = theta_MUX_sel ? theta : 0;
126
         assign i_eq_16 = (i == 15);
127
         assign x_i = x_out >>> i;
128
         assign y_i = y_out >>> i;
129
130
131
    endmodule
    // ControlPath
133
134
    module controlpath(
135
         input ack, Rst, Clk, operands_val, i_eq_16,
136
         \begin{array}{lll} \textbf{output reg} & \textbf{x\_MUX\_sel} \text{, } \textbf{y\_MUX\_sel} \text{, } \textbf{theta\_MUX\_sel} \text{, } \textbf{i\_MUX\_sel} \text{,} \\ \end{array}
137
         output reg x_en, y_en, theta_en, i_en,
138
         output out_valid
139
    );
140
141
       reg [1:0] state;
       reg [1:0] state_next;
143
144
145
    //parameters to define the states
146
147
         parameter idle = 2'b00;
148
         parameter busy = 2'b01;
149
         parameter done = 2'b10;
150
151
    // Finding current state
153
154
    always @(posedge Clk)
155
        begin
156
```

```
if (Rst)
157
                  state <= idle;</pre>
158
159
                  state <= state_next;</pre>
160
         \verb"end"
161
162
    //combinational logic to find next state
163
164
    always @(*)
165
         case(state)
166
             idle : begin
167
                  x_MUX_sel = 0;
168
                  y_MUX_sel = 0;
169
                  theta_MUX_sel = 0;
170
                  i_MUX_sel = 0;
171
172
                  x_en = 1;
173
                  y_en = 1;
                  theta_en = 1;
174
175
                  i_en = 0;
176
                  if (operands_val == 1) state_next = busy;
177
                  else state_next = idle;
178
179
                  end
180
181
             busy : begin
182
183
                  x_MUX_sel = 1;
184
                  y_MUX_sel = 1;
                  theta_MUX_sel = 1;
185
186
                  i_MUX_sel = 1;
                  x_en = 1;
187
                  y_en = 1;
188
                  theta_en = 1;
189
                  i_en = 1;
190
191
                  if (i_eq_16 == 1) state_next = done;
192
193
                  else state_next = busy;
195
                  end
196
             done : begin
197
                  x_MUX_sel = 0;
198
                  y_MUX_sel = 0;
199
                  theta_MUX_sel = 0;
200
                  x_en = 0;
201
202
                  y_en = 0;
                  i_en = 0;
203
                  theta_en = 0;
204
205
                  i_MUX_sel = 0;
206
                  if (ack == 1) state_next = idle;
207
                  else state_next = done;
208
209
                  end
210
             endcase
211
212
213
    //Assigning Output
214
      assign out_valid = (state == done);
215
216
    endmodule
```

4.4 Pipelined Vectoring CORDIC

```
module pipelined_cordic(
       input Clk, Rst,
       input signed[15:0] x_in, y_in,
       output reg signed[15:0] magnitude,
       output reg signed[15:0] angle
   );
6
   reg signed [15:0] x[0:15], y[0:15], theta[0:15], x_out[0:15], y_out[0:15],
       theta_out[0:15];
   wire signed [15:0] atan_out [0:15];
9
   reg [3:0] stage; // Counter to track pipeline stages
10
11
   assign atan_out[0] = 16'b0011001001000100;
12
   assign atan_out[1] = 16'b0001110110101100;
13
   assign atan_out[2] = 16'b0000111110101101;
   assign atan_out[3] = 16'b00000111111110101;
15
   assign atan_out[4] = 16'b000000111111111110;
   assign atan_out[5] = 16'b0000001000000000;
17
   assign atan_out[6] = 16'b0000000100000000;
18
   assign atan_out[7] = 16'b000000010000000;
19
   assign atan_out[8] = 16'b000000001000000;
20
   assign atan_out[9] = 16'b000000000100000;
   assign atan_out[10] = 16'b0000000000010000;
   assign atan_out[11] = 16'b0000000000001000;
   assign atan_out[12] = 16'b0000000000000100;
   assign atan_out[13] = 16'b0000000000000010;
25
   assign atan_out[14] = 16'b000000000000001;
26
   assign atan_out[15] = 16'b0000000000000000;
27
28
   // Generate block for pipeline stages
29
   genvar i;
30
31
       for (i = 0; i < 16; i = i + 1) begin : stages</pre>
32
            always @(posedge Clk or posedge Rst) begin
33
                if (Rst)
34
                    begin
35
                        x[i] <= 0;
36
                        y[i] <= 0;
37
                         theta[i] <= 0;
38
                    end
39
                else
40
                    begin
41
                        if (i == 0) begin
42
                             x[i] <= x_in;
43
                             y[i] <= y_in;
                             theta[i] <= 16'd0;
                        end else begin
                             x[i] <= x_out[i-1];
47
                             y[i] <= y_out[i-1];
48
                             theta[i] <= theta_out[i-1];</pre>
49
                        end
50
                    end
51
52
53
            always @(*) begin
54
                if (y[i][15] == 0) begin
55
                    x_{out}[i] = x[i] + (y[i] >>> (i));
56
                    y_out[i] = y[i] - (x[i] >>> (i));
57
                    theta_out[i] = theta[i] + atan_out[i];
58
                end else begin
59
                    x_{out}[i] = x[i] - (y[i] >>> (i));
60
```

```
y_{out}[i] = y[i] + (x[i] >>> (i));
61
                      theta_out[i] = theta[i] - atan_out[i];
62
                 end
63
            end
64
        end
65
   endgenerate
66
67
68
   always @(posedge Clk or posedge Rst) begin
69
        if (Rst) begin
            angle <= 0;
70
            magnitude <= 0;
71
        end else begin
72
            angle <= theta_out[15]; // Output from the last stage</pre>
73
            magnitude <= x_out[15]; // Output from the last stage
74
75
        end
76
   end
77
   endmodule
```

5 Experimental Results

In this section, we delve into a thorough evaluation of our design's performance by constructing a comprehensive test bench in Verilog. The primary aim of this test bench is to provide a varied set of inputs, known as stimuli, to our design. Subsequently, we analyze the resulting outputs meticulously to assess the effectiveness and reliability of our system.

Employing a test bench serves as a crucial step in validating our design's functionality and ensuring its alignment with the specified requirements. Through careful planning and thoughtful selection of stimuli, we conduct a comprehensive testing process to validate the integrity and robustness of our system's operation.

Here the test bench in the case of rotation CORDIC iterates through a list of ten angles from an external txt file named angle_hex.txt:

```
0b2c 1657 2183 2cae 3244 37da 4305 4e31 595c 6488
```

In the case of vectoring CORDIC, it iterates through a list of ten Cartesian coordinates from an external file named coordinate_hex.txt:

3F06 OB1F 3C21 15E5 3767 1FFF 3107 2923 2D42 2D41 2923 3107 1FFF 376F 15E5 3C21 OB1F 3F06 O03E 2BFC

Each odd position corresponds to the abscissa and each even position corresponds to the ordinate

5.1 Iterative Rotation CORDIC

```
1 module Testbench;
                                                                                      SV/Verilog Testbench
     reg [15:0] x_in, y_in, theta_in;
reg operands_val, Clk, Rst, ack;
wire [15:0] x_out, y_out;
 4
      wire out_valid;
      wire [1:0] state;
 6
      top_module DUT(
 8
        .x_in(x_in),
 9
        .y_in(y_in),
 10
 11
        .theta_in(theta_in),
        .operands_val(operands_val),
 12
 13
         .Clk(Clk),
        .Rst(Rst),
 14
 15
        .ack(ack),
        .x_out(x_out),
 16
        .y_out(y_out),
 17
        .out_valid(out_valid),
 18
 19
        .state(state)
 20
      localparam SF = 2.0**-14.0;
 21
 22
      reg signed [15:0] angle_data[0:9];
 23
 24
      integer i;
 25
      initial begin
 26
        $dumpfile("dump.vcd");
 27
         $dumpvars(0, DUT);
 28
 29
        Clk = 0;
 30
        forever #5 Clk = ~Clk;
 31
 32
 33
 34
      // Reading angles from file and iterating through test cases
 35
      initial begin
 36
 37
        Rst = 1;
 38
         operands_val = 0;
        ack = 0;
 39
 40
        rac{1}{2} $readmemh("angle_hex.txt", angle_data); for (i = 0; i < 10; i = i + 1) begin
 41
 42
           $display("Test case %0d: theta_in = %h", i+1, angle_data[i]);
 43
 44
           Rst = 0;
           #5;
 45
 46
           Rst = 1;
           #5;
 47
 48
           Rst = 0;
           #5;
 49
           ack = 1;
 50
           x_in = 16'h26dd;
 51
           y_in = 0;
 52
           theta_in = angle_data[i];
 53
 54
           operands_val = 1;
           #20;
 55
           ack = 0;
 56
           operands_val = 0;
 57
           () (posedge out_valid)
           $\sqrt{\text{stor}(\text{w_out*SF}))}, (\sqrt{\text{stor}(\text{y_out*SF}))};
 59
 60
         end
        $finish;
61
      end
62
```

Figure 7: Testbench for iterative rotation CORDIC

```
CPU time: .289 seconds to compile + .428 seconds to elab + .210 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:10 2024
Test case 1: theta_in = 0b2c
cosine = 0.984741 and sine = 0.173767
Test case 2: theta_in = 1657
cosine = 0.939514 and sine = 0.342102
Test case 3: theta_in = 2183
cosine = 0.866150 and sine = 0.499939
Test case 4: theta_in = 2cae
cosine = 0.766052 and sine = 0.642761
Test case 5: theta_in = 3244
cosine = 0.707153 and sine = 0.707092
Test case 6: theta_in = 37da
cosine = 0.642761 and sine = 0.766052
Test case 7: theta_in = 4305
cosine = 0.499939 and sine = 0.866150
Test case 8: theta_in = 4e31
cosine = 0.342102 and sine = 0.939514
Test case 9: theta_in = 595c
cosine = 0.173767 and sine = 0.984741
Test case 10: theta_in = 6488
cosine = 0.003784 and sine = 0.687256
$finish called from file "testbench.sv", line 63.
$finish at simulation time
                                          1855
          VCS Simulation
                                        Report
Time: 1855 ns
CPU Time:
              0.560 seconds;
                                   Data structure size:
                                                          0.0Mb
Sun Mar 31 02:10:19 2024
Finding VCD file...
./dump.vcd
```

Figure 8: Results for iterative rotation CORDIC




Figure 9: Waveform for iterative rotation CORDIC

5.2 Pipelined Rotation CORDIC

```
1 module cordic_tb;
      reg Clk, Rst;
      reg [15:0] x_in, y_in, theta_in;
wire [15:0] sine_theta, cosine_theta;
     reg [15:0] angle_data[0:29];
integer i, write_data;
 6
 8
      localparam SF = -2.0 ** -14.0;
 9
     // DUT instantiation
 10
      pipelined_cordic pc1 (
 11
        .Clk(Clk),
 12
 13
        .Rst(Rst),
        .x_in(x_in),
 14
 15
        .y_in(y_in),
        .theta_in(theta_in),
 16
        .sine_theta(sine_theta),
 17
        .cosine_theta(cosine_theta)
 18
 19
 20
 21
        initial begin
        $dumpfile("dump.vcd");
$dumpvars(0, pc1);
 23
 24
        Clk = 0;
 25
        forever #5 Clk = ~Clk;
 26
 27
 28
 29
      // Reading angles from file and iterating through test cases
 30
      initial begin
 31
 32
        Rst = 1;
 33
 34
        35
 36
 37
 38
          Rst = 0;
 39
          #5;
          Rst = 1;
 40
 41
          #5;
          Rst = 0;
42
43
          #5;
          x_{in} = 16'h26dd;
44
          y_in = 0;
45
 46
          theta_in = angle_data[i];
47
          #200
          $display("cosine = %f and sine = %f",($itor(cosine_theta*SF)),
 48
    ($itor(sine_theta*SF)));
        end
49
50
        $finish;
      end
51
52 endmodule
```

Figure 10: Testbench for pipelined rotation CORDIC

```
CPU time: .281 seconds to compile + .424 seconds to elab + .240 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:25 2024
Test case 1: theta_in = 0b2c
cosine = 0.984741 and sine = 0.173767
Test case 2: theta_in = 1657
cosine = 0.939514 and sine = 0.342102
Test case 3: theta_in = 2183
cosine = 0.866150 and sine = 0.499939
Test case 4: theta_in = 2cae
cosine = 0.766052 and sine = 0.642761
Test case 5: theta_in = 3244
cosine = 0.707153 and sine = 0.707092
Test case 6: theta_in = 37da
cosine = 0.642761 and sine = 0.766052
Test case 7: theta_in = 4305
cosine = 0.499939 and sine = 0.866150
Test case 8: theta_in = 4e31
cosine = 0.342102 and sine = 0.939514
Test case 9: theta_in = 595c
cosine = 0.173767 and sine = 0.984741
Test case 10: theta_in = 6488
cosine = 0.003784 and sine = 0.687256
$finish called from file "testbench.sv", line 50.
$finish at simulation time
          VCS Simulation
                                       Report
Time: 2170 ns
CPU Time:
              0.580 seconds;
                                   Data structure size:
                                                          0.0Mb
Sun Mar 31 02:25:31 2024
Finding VCD file...
./dump.vcd
```

Figure 11: Results for pipelined rotation CORDIC




Figure 12: Waveform for pipelined rotation CORDIC

5.3 Iterative Vectoring CORDIC

```
1 // Code your testbench here
 2 // or browse Examples
  3 module CORDDICvectoring_tb;
      reg signed [15:0] x_in, y_in;
reg operands_val, Clk, Rst, ack;
wire signed [15:0] x_out, y_out, theta_out;
  6
      wire out_valid;
 8
       localparam SF = 2.0**-14.0;
 9
      CORDDICvectoring DUT(
 11
         .x_in(x_in),
         .y_in(y_in),
.operands_val(operands_val),
 14
         .Clk(Clk),
         .Rst(Rst),
 16
 17
         .ack(ack),
 18
         .x_out(x_out),
 19
         .y_out(y_out),
 20
         .theta_out(theta_out),
 21
         .out_valid(out_valid)
 22
 23
 24
      reg [15:0] coordinate_data[0:19];
 25
      integer i;
 26
 27
       initial begin
         $dumpfile("dump_cordicvectong.vcd");
$dumpvars(0, DUT);
 28
 29
       end
 30
      always #5 Clk = ~Clk;
 31
 32
       // Reading angles from file and iterating through test cases
 33
       initial begin
 34
         Clk = 0;
 35
         @ (negedge Clk)
 36
 37
         Rst = 0;
         @ (negedge Clk)
 38
 39
         Rst = 1;
 40
         @ (negedge Clk)
 41
         Rst = 0;
 42
         operands_val = 0;
 43
         $readmemh("coordinate_hex.txt", coordinate_data);
 44
 45
```

```
46
         for (i = 0; i < 10; i = i + 1)
           begin
47
   $display("Test case %0d: x_in = %h and y_in = %h", i+1,
coordinate_data[2*i],coordinate_data[2*i+1]);
48
           @ (negedge Clk)
49
           operands_val = 1;
50
            x_in = coordinate_data[2*i];
51
            y_in = coordinate_data[2*i+1];
52
53
            operands_val = 1;
54
            @ (negedge Clk)
55
            operands_val = 0;
           0 (posedge out_valid)
$display("theta = %f",($itor(theta_out*SF)*57.2958));
$display("magnitude = %f",($itor(x_out*SF)));
56
57
58
59
            ack = 1;
60
            #10
61
           ack = 0;
62
         end
63
         #10
64
         $finish;
65
66
      end
67 endmodule
```

Figure 13: Testbench for iterative vectoring CORDIC $\,$

```
CPU time: .301 seconds to compile + .445 seconds to elab + .255 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:37 2024
Test case 1: x_in = 3f06 and y_in = 0b1f
theta = 10.012077
magnitude = 1.646973
Test case 2: x_in = 3c21 and y_in = 15e5
theta = 20.006669
magnitude = 1.646912
Test case 3: x_in = 3767 and y_in = 1fff
theta = 30.008256
magnitude = 1.646240
Test case 4: x_in = 3107 and y_in = 2923
theta = 39.995854
magnitude = 1.646973
Test case 5: x_{in} = 2d42 and y_{in} = 2d41
theta = 44.989653
magnitude = 1.647034
Test case 6: x_in = 2923 and y_in = 3107
theta = 50.011428
magnitude = 1.647034
Test case 7: x_in = 1fff and y_in = 376f
theta = 60.006020
magnitude = 1.647095
Test case 8: x_in = 15e5 and y_in = 3c21
theta = 70.000612
magnitude = 1.646545
Test case 9: x_{in} = 0b1f and y_{in} = 3f06
theta = 79.988210
magnitude = 1.646851
Test case 10: x in = 003e and y in = 2bfc
theta = 89.682055
magnitude = 1.132080
$finish called from file "testbench.sv", line 65.
$finish at simulation time
                                           1945
          VCS Simulation Report
Time: 1945 ns
CPU Time:
              0.660 seconds;
                                  Data structure size:
                                                          0.0Mb
Sun Mar 31 02:37:07 2024
Finding VCD file...
./dump_cordicvectong.vcd
```

Figure 14: Result for iterative vectoring CORDIC




Figure 15: Waveform for iterative vectoring CORDIC

5.4 Pipelined Vectoring CORDIC

```
1 module cordic_tb;
        reg Clk, Rst;
        reg [15:0] x_in, y_in, theta_in;
       wire [15:0] magnitude, angle;
reg [15:0] coordinate_data[0:19]; // Define coordinate_data array
  4
  5
       integer i;
        // DUT instantiation
  8
  9
        pipelined_cordic pc1 (
          .Clk(Clk),
.Rst(Rst),
 10
 11
          .x in(x in),
 12
           .y_in(y_in),
 13
           .magnitude(magnitude),
 14
 15
           .angle(angle)
 16
        );
           localparam SF = 2.0**-14.0;
 17
        // Clock generation initial begin
 18
 19
          $dumpfile("dump_cordicvectoringpipelining.vcd");
$dumpvars(0, pc1);
 20
 21
 22
          Clk = 0;
forever #5 Clk = ~Clk;
 23
 24
 25
 26
        // Reading angles from file and iterating through test cases
 27
        initial begin
 28
          Rst = 1;
 29
 30
          #20;
 31
          $\frac{\pi 20,}{\pi readmemh("coordinate_hex.txt", coordinate_data);}
for (i = 0; i < 10; i = i + 1) begin
$\pi display("Test case %0d: x_in = \pi h and y_in = \pi h", i+1, coordinate_data[2*i],</pre>
 32
 33
 34
     coordinate_data[2*i+1]);
 35
             Rst = 0;
             #5;
 36
             Rst = 1;
 37
 38
             #5;
             Rst = 0;
 39
 40
             #5;
             x in = coordinate data[2*i];
 41
             y_in = coordinate_data[2*i+1];
 42
             #200;
 43
             $display("theta = %f",($itor(angle*SF)*57.2958));
$display("magnitude = %f",($itor(magnitude*SF)));
 44
 45
 46
          $finish:
 47
        end
 48
 49 endmodule
 50
```

Figure 16: Testbench for pipelined vectoring CORDIC

```
CPU time: .308 seconds to compile + .373 seconds to elab + .223 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:44 2024
Test case 1: x_{in} = 3f06 and y_{in} = 0b1f
theta = 10.012077
magnitude = 1.646973
Test case 2: x_{in} = 3c21 and y_{in} = 15e5
theta = 20.006669
magnitude = 1.646912
Test case 3: x_in = 3767 and y_in = 1fff
theta = 30.008256
magnitude = 1.646240
Test case 4: x_in = 3107 and y_in = 2923
theta = 39.995854
magnitude = 1.646973
Test case 5: x_{in} = 2d42 and y_{in} = 2d41
theta = 44.989653
magnitude = 1.647034
Test case 6: x_in = 2923 and y_in = 3107
theta = 50.011428
magnitude = 1.647034
Test case 7: x_in = 1fff and y_in = 376f
theta = 60.006020
magnitude = 1.647095
Test case 8: x_in = 15e5 and y_in = 3c21
theta = 70.000612
magnitude = 1.646545
Test case 9: x_in = 0b1f and y_in = 3f06
theta = 79.988210
magnitude = 1.646851
Test case 10: x_in = 003e and y_in = 2bfc
theta = 89.682055
magnitude = 1.132080
$finish called from file "testbench.sv", line 47.
$finish at simulation time
                                           2170
           VCS Simulation Report
Time: 2170 ns
CPU Time:
               0.540 seconds:
                                    Data structure size:
                                                           0.0Mb
Sun Mar 31 02:44:12 2024
Finding VCD file...
```

Figure 17: Result for pipelined vectoring CORDIC



Figure 18: Waveform for pipelined vectoring CORDIC

6 Conclusion

In this experiment we successfully implemented rotation and vectoring CORDIC in both iterative and pipelined fashion. The pipelined CORDIC have several advantages over iterative CORDIC such as: High throughput, Low latency, Reduced area and Increased accuracy. The pipelined CORDIC doesn't rquire a control path like the iterative CORDIC