

EE5516 VLSI Architectures for Signal Processing and Machine Learning

Lab Report - Experiment No.4

Nakul C - 122101024

Abstract

The goal of this experiment is to design and implement CORDIC (Coordinate Rotation Digital Computer) both Rotation and Vectoring in both iterative and pipelined using Verilog. CORDIC is a commonly used algorithm in digital signal processing for calculating trigonometric and logarithmic functions, Here we are implementing rotation CORDIC to find cosine and sine of an angle given an angle as the input and vectoring CORDIC to find the magnitude and angle of a point given its Cartesian coordinate as its input. The implementation of pipelining technique aims to improve the performance of the circuits by allowing multiple operations to be executed in parallel.

1 Introduction

CORDIC (Coordinate Rotation Digital Computer) is an algorithm used for efficiently computing various mathematical functions, such as trigonometric and hyperbolic functions, as well as matrix and vector operations. It was first introduced by Jack E. Volder in 1959. Pipelined CORDIC is a variant of the original algorithm that takes advantage of pipelining techniques to increase the speed of computation. Pipelining involves breaking down the CORDIC algorithm into smaller stages and processing multiple data inputs simultaneously, with each stage working on a different data input. This results in a significant improvement in processing speed and efficiency.

2 Implementation

CORDIC (Coordinate Rotation Digital Computer) is a hardware-efficient iterative method which uses rotations to calculate a wide range of elementary functions.




Figure 1: Rotating a vector (x_{in}, y_{in}) by an angle θ

After rotation we can find the new vector (x_R, y_R) as

$$\begin{bmatrix} x_R \\ y_R \end{bmatrix} = \begin{bmatrix} \cos(\theta) & -\sin(\theta) \\ \sin(\theta) & \cos(\theta) \end{bmatrix} \begin{bmatrix} x_{in} \\ y_{in} \end{bmatrix}$$

If we choose $x_{in} = 1$ and $y_{in} = 0$, then $x_R = \cos(\theta)$ and $y_R = \sin(\theta)$. The above equation can be rewritten in matrix form as:

$$\begin{bmatrix} x_R \\ y_R \end{bmatrix} = k * \begin{bmatrix} 1 & -\tan(\theta) \\ \tan(\theta) & 1 \end{bmatrix} \begin{bmatrix} x_{in} \\ y_{in} \end{bmatrix}$$

The above equation shows that rotation can be converted to multiplication, and a single rotation requires four multiplications. CORDIC algorithm tries to achieve rotation without multiplication. This first fundamental idea resorted by CORDIC is that rotating an input vector by an arbitrary angle θ_i is equal to rotating the vector by several small angles $\Delta\theta_i$, where $i = 0, 1, 2, \dots, n$.

$$\theta = \sum_{i=0}^n \Delta\theta_i$$

The second fundamental idea is to choose the small elementary angles in such a way that $\tan \Delta\theta_i = 2^{-i}$. In this way multiplication by $\tan \Delta\theta_i$ becomes bitwise shift which is much faster compared to multiplication. It was found that sum of these smaller angle converges to desired angle by choosing the value of n . Here we are choosing n as 15. These smaller angles are now called CORDIC angles, where $\Delta\theta_i = \tan^{-1} 2^{-i}, i = 0, 1, 2, \dots, 15$.

Now we have to multiply the result with $\prod_{i=0}^{15} \cos \Delta\theta_i$. This multiplication acts as a gain which is equal to $K \approx 0.6072$. To remove this gain, we can give our inputs x and y scaled by a factor of $1/K$.

Therefore, after removing the scaling factor, we obtain the following equations of CORDIC as:

$$\begin{aligned} x[i+1] &= x[i] \mp 2^{-i} y[i] \\ y[i+1] &= y[i] \pm 2^{-i} x[i] \end{aligned}$$

The above equations show that the algorithm will always perform a certain number of rotations with the predefined angles. The algorithm determines in which direction the rotation will happen, clock-wise or anti-clock wise during each iteration. The signs \pm will be decided based on the direction of rotation. This is accomplished by recording the angle of previous rotations and comparing the overall achieved rotation with the desired angle. If the desired rotation is larger than previously achieved rotation, then we need to rotate anti-clockwise in the next iteration. If the achieved angle is smaller than the desired angle then we have to rotate in clock-wise direction in the next iteration.

For example, if we have θ_{in} as 58° and at the beginning of the algorithm we have achieved zero degree of rotation, so desired angle $58^\circ > 0$, so we will rotate the vector by 45° in anticlockwise direction. In second iteration $58^\circ > 45^\circ$, that is achieved angle is still smaller than desired angle, so we will rotate the vector by 26.565° in anticlockwise direction. The resulting angle greater than desired angle so we will rotate in clockwise direction in next iteration. And the process will go on like this until 16 iterations are performed.

$$\theta_{error} = \theta_{desired} - \theta_{achieved}$$

$$\theta_{desired} = \tan^{-1} \left(\sum_{i=0}^n \Delta\theta_i \right)$$

This equation can be included in previous set of equations as,

$$\theta[i+1] = \theta[i] \mp \tan^{-1} 2^{-i}$$

Where θ_i is the error signal. If the error signal is greater than zero then we have to rotate in anti-clockwise direction and the equation become,

$$\begin{aligned} x[i+1] &= x[i] - 2^{-i} y[i] \\ y[i+1] &= y[i] + 2^{-i} x[i] \\ \theta[i+1] &= \theta[i] - \Delta\theta_i \end{aligned}$$

When the error signal is less than zero, we have to rotate in clock wise direction and the equations become,

$$\begin{aligned}x[i + 1] &= x[i] + 2^{-i}y[i] \\y[i + 1] &= y[i] - 2^{-i}x[i] \\\theta[i + 1] &= \theta[i] + \Delta\theta_i\end{aligned}$$

These three iterations are basis of CORDIC algorithm.

3 Structural Design

To effectively manage the CORDIC algorithm, Three 2:1 multiplexers (MUXes), one each for the X , Y , and θ registers are used. Each MUX is responsible for controlling the inputs to its respective register, providing flexibility in data manipulation and ensuring accurate computation of the CORDIC algorithm.

The system initializes in the IDLE state and transitions to an operational state upon the assertion of the "operands valid" qualifier. Once activated, the system progresses to the BUSY state, facilitating the transmission of Cartesian coordinates (X, Y) and the input angle θ to the input ports of the registers. These inputs are processed by the registers at the subsequent positive clock edge, guided by their respective enable signals. Also the control path for the vectoring and rotation CORDIC will be similar

During the rotation stage of the CORDIC algorithm, the system computes the new X and Y coordinates based on the current angle and magnitudes. Each MUX selects the appropriate inputs for its corresponding register, ensuring seamless interchange of values and precise rotation calculations.

In the vectoring stage, the system computes the magnitude and angle of the given Cartesian coordinates (X, Y) . The magnitude is extracted directly from the output of the X register, while the angle is calculated based on the relationship between X and Y values.

By leveraging three 2:1 MUXes and carefully coordinating their inputs with the register values, our system efficiently executes the CORDIC algorithm, ensuring accurate computation of trigonometric functions and effective management of larger values within the algorithm's framework.

In pipelined CORDIC, the system is divided into 16 stages, designated from stage 0 to stage 15. Each stage comprises three registers, three adders, and two shifters. The pipelining strategy allows for parallel processing of CORDIC iterations, significantly improving performance and throughput.

In rotation CORDIC, the system adjusts the signs of the coordinates if the angle (θ) becomes negative to ensure correct computation of trigonometric functions. Conversely, in vectoring CORDIC, the system changes signs when the output y-coordinate (y_{out}) becomes negative, aligning with the algorithm's requirements for magnitude and angle computation.

Unlike traditional CORDIC implementations, pipelined CORDIC does not incorporate a control path. Instead, it relies solely on the pipelined structure to manage data flow and computation across stages. Each stage operates independently, processing input data and passing results to the subsequent stage without the need for centralized control.




Figure 2: Architecture for data path of Rotation CORDIC




Figure 3: Architecture for data path of Vectoring CORDIC




Figure 4: Architecture for control path of Rotation and vectoring CORDIC




Figure 5: Architecture of Rotation pipelined CORDIC




Figure 6: Architecture of Vectoring pipelined CORDIC

4 Experimental Procedure

4.1 Iterative Rotation CORDIC

```
1
2 module top_module(
3     input signed [15:0] x_in, y_in, theta_in,
4     input operands_val,
5     input Clk, Rst, ack,
6     output signed [15:0] x_out, y_out,
7     output out_valid,
8     output [1:0] state
9 );
10
11 wire x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
12     i_en;
13 wire i_eq_16;
14
15 datapath d1 (
16     .x_in(x_in),
17     .y_in(y_in),
18     .theta_in(theta_in),
19     .Clk(Clk),
20     .x_MUX_sel(x_MUX_sel),
21     .y_MUX_sel(y_MUX_sel),
22     .theta_MUX_sel(theta_MUX_sel),
23     .i_MUX_sel(i_MUX_sel),
24     .x_en(x_en),
25     .y_en(y_en),
26     .theta_en(theta_en),
27     .i_en(i_en),
28     .x_out(x_out),
29     .y_out(y_out),
30     .theta_out(theta_out),
31     .i_eq_16(i_eq_16)
32 );
33
34 controlpath c1 (
35     .ack(ack),
36     .Rst(Rst),
37     .Clk(Clk),
38     .operands_val(operands_val),
39     .i_eq_16(i_eq_16),
40     .x_MUX_sel(x_MUX_sel),
41     .y_MUX_sel(y_MUX_sel),
42     .theta_MUX_sel(theta_MUX_sel),
43     .i_MUX_sel(i_MUX_sel),
44     .x_en(x_en),
45     .y_en(y_en),
46     .theta_en(theta_en),
47     .i_en(i_en),
48     .out_valid(out_valid),
49     .state(state)
50 );
51
52 endmodule
53
54
55 //Datapath
56
57 module datapath(
```

```

59     input signed [15:0] x_in, y_in, theta_in,
60     input Clk,
61     input x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
        i_en,
62     output reg signed [15:0] x_out, y_out, theta_out,
63     output i_eq_16
64 );
65
66 wire signed [15:0] x_MUX_out, y_MUX_out, theta_MUX_out, x_i, y_i;
67 reg signed [15:0] x, y, theta, atan_out;
68 reg [3:0] address, i;
69 wire [3:0] i_1;
70
71 // Look Up Table
72
73 always @(*)
74     begin
75         address <= i;
76         begin
77             case(address)
78                 4'b0000: atan_out <= 16'b0011001001000100;
79                 4'b0001: atan_out <= 16'b0001110110101100;
80                 4'b0010: atan_out <= 16'b0000111110101101;
81                 4'b0011: atan_out <= 16'b000001111110101;
82                 4'b0100: atan_out <= 16'b000000111111110;
83                 4'b0101: atan_out <= 16'b0000001000000000;
84                 4'b0110: atan_out <= 16'b0000000100000000;
85                 4'b0111: atan_out <= 16'b0000000010000000;
86                 4'b1000: atan_out <= 16'b0000000001000000;
87                 4'b1001: atan_out <= 16'b0000000000100000;
88                 4'b1010: atan_out <= 16'b0000000000010000;
89                 4'b1011: atan_out <= 16'b0000000000001000;
90                 4'b1100: atan_out <= 16'b0000000000000100;
91                 4'b1101: atan_out <= 16'b0000000000000010;
92                 4'b1110: atan_out <= 16'b0000000000000001;
93                 4'b1111: atan_out <= 16'b0000000000000000;
94             endcase
95         end
96     end
97 always @(posedge Clk)
98     begin
99         if (x_en)
100             x <= x_MUX_out;
101         if (y_en)
102             y <= y_MUX_out;
103         if (theta_en)
104             theta <= theta_MUX_out;
105         if (i_en)
106             i <= i_1;
107     end
108
109
110 always @(*)
111     if (theta[15] == 1)
112         begin
113             x_out = x + y_i;
114             y_out = y - x_i;
115             theta_out = theta + atan_out;
116         end
117     else
118         begin
119             x_out = x - y_i;
120             y_out = y + x_i;

```



```

121         theta_out = theta - atan_out;
122     end
123
124
125     assign i_1 = i_MUX_sel ? i + 1 : 0;
126     assign x_MUX_out = x_MUX_sel ? x_out : x_in;
127     assign y_MUX_out = y_MUX_sel ? y_out : y_in;
128     assign theta_MUX_out = theta_MUX_sel ? theta_out : theta_in;
129     assign i_eq_16 = (i == 15);
130
131     barrel_shifter b1 (x, i, x_i);
132     barrel_shifter b2 (y, i, y_i);
133
134
135
136 endmodule
137
138 // implementation of Barrel Shifter
139
140 module barrel_shifter(
141     input [15:0] input_data,
142     input [3:0] control,
143     output reg [15:0] output_data);
144
145 always @(*)
146 begin
147     case(control)
148         4'b0000: output_data <= input_data;
149         4'b0001: output_data <= {1'b0, input_data[15:1]};
150         4'b0010: output_data <= {2'b00, input_data[15:2]};
151         4'b0011: output_data <= {3'b000, input_data[15:3]};
152         4'b0100: output_data <= {4'b0000, input_data[15:4]};
153         4'b0101: output_data <= {5'b00000, input_data[15:5]};
154         4'b0110: output_data <= {6'b000000, input_data[15:6]};
155         4'b0111: output_data <= {7'b0000000, input_data[15:7]};
156         4'b1000: output_data <= {8'b00000000, input_data[15:8]};
157         4'b1001: output_data <= {9'b000000000, input_data[15:9]};
158         4'b1010: output_data <= {10'b0000000000, input_data[15:10]};
159         4'b1011: output_data <= {11'b00000000000, input_data[15:11]};
160         4'b1100: output_data <= {12'b000000000000, input_data[15:12]};
161         4'b1101: output_data <= {13'b0000000000000, input_data[15:13]};
162         4'b1110: output_data <= {14'b00000000000000, input_data[15:14]};
163         4'b1111: output_data <= {15'b000000000000000, input_data[15]};
164     endcase
165 end
166
167 endmodule
168
169 // ControlPath
170
171 module controlpath(
172     input ack, Rst, Clk, operands_val, i_eq_16,
173     output reg x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel,
174     output reg x_en, y_en, theta_en, i_en,
175     output out_valid,
176     output reg [1:0] state = 2'b00
177 );
178
179
180     reg [1:0] state_next;
181
182
183 //parameters to define the states

```

```

184
185     parameter idle = 2'b00;
186     parameter busy = 2'b01;
187     parameter done = 2'b10;
188
189
190 // Finding current state
191
192 always @(posedge Clk or posedge ack)
193     begin
194         if (Rst)
195             state <= idle;
196         else
197             state <= state_next;
198     end
199
200 //combinational logic to find next state
201
202 always @(*)
203     case(state)
204         idle : begin
205             x_MUX_sel = 0;
206             y_MUX_sel = 0;
207             theta_MUX_sel = 0;
208             i_MUX_sel = 0;
209             x_en = 1;
210             y_en = 1;
211             theta_en = 1;
212             i_en = 1;
213
214             if (operands_val == 1) state_next = busy;
215             else state_next = idle;
216
217         end
218
219         busy : begin
220             x_MUX_sel = 1;
221             y_MUX_sel = 1;
222             theta_MUX_sel = 1;
223             i_MUX_sel = 1;
224             x_en = 1;
225             y_en = 1;
226             theta_en = 1;
227             i_en = 1;
228
229             if (i_eq_16 == 1) state_next = done;
230             else state_next = busy;
231
232         end
233
234         done : begin
235             x_MUX_sel = 0;
236             y_MUX_sel = 0;
237             theta_MUX_sel = 0;
238             x_en = 0;
239             y_en = 0;
240             i_en = 0;
241             theta_en = 0;
242
243             if (ack == 1) state_next = idle;
244             else state_next = done;
245
246         end

```

```

247         endcase
248
249 //Assigning Output
250
251 assign out_valid = (i_eq_16 == 1);
252
253 endmodule

```

4.2 Pipelined Rotation CORDIC

```

1 module pipelined_cordic(
2     input Clk, Rst,
3     input signed [15:0] x_in, y_in, theta_in,
4     output reg signed [15:0] sine_theta,
5     output reg signed [15:0] cosine_theta
6 );
7
8 reg signed [15:0] x[0:15], y[0:15], theta[0:15], x_out[0:15], y_out[0:15],
   theta_out[0:15];
9 wire signed [15:0] atan_out [0:15];
10 reg [3:0] stage; // Counter to track pipeline stages
11
12 assign atan_out[0] = 16'b0011001001000100;
13 assign atan_out[1] = 16'b0001110110101100;
14 assign atan_out[2] = 16'b0000111110101101;
15 assign atan_out[3] = 16'b0000011111110101;
16 assign atan_out[4] = 16'b0000001111111110;
17 assign atan_out[5] = 16'b0000000100000000;
18 assign atan_out[6] = 16'b0000000010000000;
19 assign atan_out[7] = 16'b0000000001000000;
20 assign atan_out[8] = 16'b0000000000100000;
21 assign atan_out[9] = 16'b0000000000010000;
22 assign atan_out[10] = 16'b0000000000001000;
23 assign atan_out[11] = 16'b0000000000000100;
24 assign atan_out[12] = 16'b0000000000000010;
25 assign atan_out[13] = 16'b0000000000000001;
26 assign atan_out[14] = 16'b0000000000000000;
27 assign atan_out[15] = 16'b0000000000000000;
28
29 // Generate block for pipeline stages
30 genvar i;
31 generate
32     for (i = 0; i < 16; i = i + 1) begin : stages
33         always @(posedge Clk or posedge Rst) begin
34             if (Rst)
35                 begin
36                     x[i] <= 0;
37                     y[i] <= 0;
38                     theta[i] <= 0;
39                 end
40             else
41                 begin
42                     if (i == 0) begin
43                         x[i] <= x_in;
44                         y[i] <= y_in;
45                         theta[i] <= theta_in;
46                     end else begin
47                         x[i] <= x_out[i-1];
48                         y[i] <= y_out[i-1];
49                         theta[i] <= theta_out[i-1];
50                     end
51                 end

```

```

52     end
53
54     always @(*) begin
55         if (theta[i][15] == 1) begin
56             x_out[i] = x[i] + (y[i] >> (i));
57             y_out[i] = y[i] - (x[i] >> (i));
58             theta_out[i] = theta[i] + atan_out[i];
59         end else begin
60             x_out[i] = x[i] - (y[i] >> (i));
61             y_out[i] = y[i] + (x[i] >> (i));
62             theta_out[i] = theta[i] - atan_out[i];
63         end
64     end
65 end
66 endgenerate
67
68 always @(posedge Clk or posedge Rst) begin
69     if (Rst) begin
70         sine_theta <= 0;
71         cosine_theta <= 0;
72     end else begin
73         sine_theta <= y_out[15]; // Output from the last stage
74         cosine_theta <= x_out[15]; // Output from the last stage
75     end
76 end
77
78 endmodule

```

4.3 Iterative Vectoring CORDIC

```

1
2 module CORDDICvectoring(
3     input signed [15:0] x_in, y_in,
4     input operands_val,
5     input Clk, Rst, ack,
6     output signed [15:0] x_out, y_out, theta_out,
7     output out_valid
8 );
9
10    wire x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
11        i_en;
12    wire i_eq_16;
13
14    datapath d1 (
15        .x_in(x_in),
16        .y_in(y_in),
17        .Clk(Clk),
18        .Rst(Rst),
19        .x_MUX_sel(x_MUX_sel),
20        .y_MUX_sel(y_MUX_sel),
21        .theta_MUX_sel(theta_MUX_sel),
22        .i_MUX_sel(i_MUX_sel),
23        .x_en(x_en),
24        .y_en(y_en),
25        .theta_en(theta_en),
26        .i_en(i_en),
27        .x_out(x_out),
28        .y_out(y_out),
29        .theta_out(theta_out),
30        .i_eq_16(i_eq_16)
31    );

```

```

32
33     controlpath c1 (
34         .ack(ack),
35         .Rst(Rst),
36         .Clk(Clk),
37         .operands_val(operands_val),
38         .i_eq_16(i_eq_16),
39         .x_MUX_sel(x_MUX_sel),
40         .y_MUX_sel(y_MUX_sel),
41         .theta_MUX_sel(theta_MUX_sel),
42         .i_MUX_sel(i_MUX_sel),
43         .x_en(x_en),
44         .y_en(y_en),
45         .theta_en(theta_en),
46         .i_en(i_en),
47         .out_valid(out_valid)
48     );
49
50 endmodule
51
52
53
54 //Datapath
55
56 module datapath(
57     input signed [15:0] x_in, y_in,
58     input Clk, Rst,
59     input x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel, x_en, y_en, theta_en,
60     i_en,
61     output reg signed [15:0] x_out, y_out, theta_out,
62     output i_eq_16
63 );
64
65 wire signed [15:0] x_MUX_out, y_MUX_out, theta_MUX_out, x_i, y_i;
66 reg signed [15:0] x, y, theta, atan_out;
67 reg [3:0] i;
68
69 // Look Up Table
70
71 always @(*)
72 begin
73     case(i)
74         4'b0000: atan_out <= 16'b0011001001000100;
75         4'b0001: atan_out <= 16'b0001110110101100;
76         4'b0010: atan_out <= 16'b0000111110101101;
77         4'b0011: atan_out <= 16'b000001111110101;
78         4'b0100: atan_out <= 16'b000000111111110;
79         4'b0101: atan_out <= 16'b0000001000000000;
80         4'b0110: atan_out <= 16'b0000000100000000;
81         4'b0111: atan_out <= 16'b0000000010000000;
82         4'b1000: atan_out <= 16'b0000000001000000;
83         4'b1001: atan_out <= 16'b0000000000100000;
84         4'b1010: atan_out <= 16'b0000000000010000;
85         4'b1011: atan_out <= 16'b0000000000001000;
86         4'b1100: atan_out <= 16'b0000000000000100;
87         4'b1101: atan_out <= 16'b0000000000000010;
88         4'b1110: atan_out <= 16'b0000000000000001;
89         4'b1111: atan_out <= 16'b0000000000000000;
90     endcase
91 end
92
93 always @(posedge Clk)
94 begin
95     if (Rst)

```

```

94         begin
95             x_out <= 0;
96             y_out <= 0;
97             theta_out <= 0;
98         end
99         else
100         begin
101             if (x_en) x_out <= x_MUX_out;
102             if (y_en) y_out <= y_MUX_out;
103             if (theta_en) theta_out <= theta_MUX_out;
104         end
105         if (i_en) i <= i + 1; else i <= 0;
106     end
107
108
109     always @(*)
110         if (y_out[15] == 0)
111             begin
112                 x = x_out + y_i;
113                 y = y_out - x_i;
114                 theta = theta_out + atan_out;
115             end
116         else
117             begin
118                 x = x_out - y_i;
119                 y = y_out + x_i;
120                 theta = theta_out - atan_out;
121             end
122
123
124         assign x_MUX_out = x_MUX_sel ? x : x_in;
125         assign y_MUX_out = y_MUX_sel ? y : y_in;
126         assign theta_MUX_out = theta_MUX_sel ? theta : 0;
127         assign i_eq_16 = (i == 15);
128         assign x_i = x_out >>> i;
129         assign y_i = y_out >>> i;
130
131     endmodule
132
133     // ControlPath
134
135     module controlpath(
136         input ack, Rst, Clk, operands_val, i_eq_16,
137         output reg x_MUX_sel, y_MUX_sel, theta_MUX_sel, i_MUX_sel,
138         output reg x_en, y_en, theta_en, i_en,
139         output out_valid
140     );
141
142     reg [1:0] state;
143     reg [1:0] state_next;
144
145
146     //parameters to define the states
147
148     parameter idle = 2'b00;
149     parameter busy = 2'b01;
150     parameter done = 2'b10;
151
152
153     // Finding current state
154
155     always @(posedge Clk)
156         begin

```

```

157         if (Rst)
158             state <= idle;
159         else
160             state <= state_next;
161         end
162
163         //combinational logic to find next state
164
165         always @(*)
166             case(state)
167                 idle : begin
168                     x_MUX_sel = 0;
169                     y_MUX_sel = 0;
170                     theta_MUX_sel = 0;
171                     i_MUX_sel = 0;
172                     x_en = 1;
173                     y_en = 1;
174                     theta_en = 1;
175                     i_en = 0;
176
177                     if (operands_val == 1) state_next = busy;
178                     else state_next = idle;
179
180                 end
181
182                 busy : begin
183                     x_MUX_sel = 1;
184                     y_MUX_sel = 1;
185                     theta_MUX_sel = 1;
186                     i_MUX_sel = 1;
187                     x_en = 1;
188                     y_en = 1;
189                     theta_en = 1;
190                     i_en = 1;
191
192                     if (i_eq_16 == 1) state_next = done;
193                     else state_next = busy;
194
195                 end
196
197                 done : begin
198                     x_MUX_sel = 0;
199                     y_MUX_sel = 0;
200                     theta_MUX_sel = 0;
201                     x_en = 0;
202                     y_en = 0;
203                     i_en = 0;
204                     theta_en = 0;
205                     i_MUX_sel = 0;
206
207                     if (ack == 1) state_next = idle;
208                     else state_next = done;
209
210                 end
211             endcase
212
213         //Assigning Output
214
215         assign out_valid = (state == done);
216
217     endmodule

```

4.4 Pipelined Vectoring CORDIC

```

1 module pipelined_cordic(
2     input Clk, Rst,
3     input signed[15:0] x_in, y_in,
4     output reg signed[15:0] magnitude,
5     output reg signed[15:0] angle
6 );
7
8 reg signed [15:0] x[0:15], y[0:15], theta[0:15], x_out[0:15], y_out[0:15],
   theta_out[0:15];
9 wire signed [15:0] atan_out [0:15];
10 reg [3:0] stage; // Counter to track pipeline stages
11
12 assign atan_out[0] = 16'b0011001001000100;
13 assign atan_out[1] = 16'b0001110110101100;
14 assign atan_out[2] = 16'b0000111110101101;
15 assign atan_out[3] = 16'b0000011111110101;
16 assign atan_out[4] = 16'b0000001111111110;
17 assign atan_out[5] = 16'b0000000100000000;
18 assign atan_out[6] = 16'b0000000100000000;
19 assign atan_out[7] = 16'b0000000010000000;
20 assign atan_out[8] = 16'b0000000001000000;
21 assign atan_out[9] = 16'b0000000000100000;
22 assign atan_out[10] = 16'b0000000000010000;
23 assign atan_out[11] = 16'b0000000000001000;
24 assign atan_out[12] = 16'b0000000000000100;
25 assign atan_out[13] = 16'b0000000000000010;
26 assign atan_out[14] = 16'b0000000000000001;
27 assign atan_out[15] = 16'b0000000000000000;
28
29 // Generate block for pipeline stages
30 genvar i;
31 generate
32     for (i = 0; i < 16; i = i + 1) begin : stages
33         always @(posedge Clk or posedge Rst) begin
34             if (Rst)
35                 begin
36                     x[i] <= 0;
37                     y[i] <= 0;
38                     theta[i] <= 0;
39                 end
40             else
41                 begin
42                     if (i == 0) begin
43                         x[i] <= x_in;
44                         y[i] <= y_in;
45                         theta[i] <= 16'd0;
46                     end else begin
47                         x[i] <= x_out[i-1];
48                         y[i] <= y_out[i-1];
49                         theta[i] <= theta_out[i-1];
50                     end
51                 end
52             end
53
54         always @(*) begin
55             if (y[i][15] == 0) begin
56                 x_out[i] = x[i] + (y[i] >>> (i));
57                 y_out[i] = y[i] - (x[i] >>> (i));
58                 theta_out[i] = theta[i] + atan_out[i];
59             end else begin
60                 x_out[i] = x[i] - (y[i] >>> (i));

```



```

61         y_out[i] = y[i] + (x[i] >>> (i));
62         theta_out[i] = theta[i] - atan_out[i];
63     end
64 end
65 end
66 endgenerate
67
68 always @(posedge Clk or posedge Rst) begin
69     if (Rst) begin
70         angle <= 0;
71         magnitude <= 0;
72     end else begin
73         angle <= theta_out[15]; // Output from the last stage
74         magnitude <= x_out[15]; // Output from the last stage
75     end
76 end
77
78 endmodule

```

5 Experimental Results

In this section, we delve into a thorough evaluation of our design's performance by constructing a comprehensive test bench in Verilog. The primary aim of this test bench is to provide a varied set of inputs, known as stimuli, to our design. Subsequently, we analyze the resulting outputs meticulously to assess the effectiveness and reliability of our system.

Employing a test bench serves as a crucial step in validating our design's functionality and ensuring its alignment with the specified requirements. Through careful planning and thoughtful selection of stimuli, we conduct a comprehensive testing process to validate the integrity and robustness of our system's operation.

Here the test bench in the case of rotation CORDIC iterates through a list of ten angles from an external txt file named angle_hex.txt:

```
0b2c 1657 2183 2cae 3244 37da 4305 4e31 595c 6488
```

In the case of vectoring CORDIC, it iterates through a list of ten Cartesian coordinates from an external file named coordinate_hex.txt:

```
3F06 0B1F 3C21 15E5 3767 1FFF 3107 2923 2D42 2D41 2923 3107 1FFF 376F 15E5 3C21 0B1F
3F06 003E 2BFC
```

Each odd position corresponds to the abscissa and each even position corresponds to the ordinate

5.1 Iterative Rotation CORDIC

SV/Verilog Testbench

```

1 module Testbench;
2   reg [15:0] x_in, y_in, theta_in;
3   reg operands_val, Clk, Rst, ack;
4   wire [15:0] x_out, y_out;
5   wire out_valid;
6   wire [1:0] state;
7
8   top_module DUT(
9     .x_in(x_in),
10    .y_in(y_in),
11    .theta_in(theta_in),
12    .operands_val(operands_val),
13    .Clk(Clk),
14    .Rst(Rst),
15    .ack(ack),
16    .x_out(x_out),
17    .y_out(y_out),
18    .out_valid(out_valid),
19    .state(state)
20  );
21  localparam SF = 2.0** -14.0;
22
23  reg signed [15:0] angle_data[0:9];
24  integer i;
25
26  initial begin
27    $dumpfile("dump.vcd");
28    $dumpvars(0, DUT);
29
30    Clk = 0;
31    forever #5 Clk = ~Clk;
32  end
33
34  // Reading angles from file and iterating through test cases
35  initial begin
36    Rst = 1;
37    operands_val = 0;
38    ack = 0;
39    #20;
40    $readmemh("angle_hex.txt", angle_data);
41    for (i = 0; i < 10; i = i + 1) begin
42      $display("Test case %0d: theta_in = %h", i+1, angle_data[i]);
43      Rst = 0;
44      #5;
45      Rst = 1;
46      #5;
47      Rst = 0;
48      #5;
49      ack = 1;
50      x_in = 16'h26dd;
51      y_in = 0;
52      theta_in = angle_data[i];
53      operands_val = 1;
54      #20;
55      ack = 0;
56      operands_val = 0;
57      @ (posedge out_valid)
58      $display("cosine = %f and sine = %f", ($itor(x_out*SF)), ($itor(y_out*SF)));
59    end
60    $finish;
61  end
62

```

Figure 7: Testbench for iterative rotation CORDIC

```

CPU time: .289 seconds to compile + .428 seconds to elab + .210 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09;  Mar 31 02:10 2024
Test case 1: theta_in = 0b2c
cosine = 0.984741 and sine = 0.173767
Test case 2: theta_in = 1657
cosine = 0.939514 and sine = 0.342102
Test case 3: theta_in = 2183
cosine = 0.866150 and sine = 0.499939
Test case 4: theta_in = 2cae
cosine = 0.766052 and sine = 0.642761
Test case 5: theta_in = 3244
cosine = 0.707153 and sine = 0.707092
Test case 6: theta_in = 37da
cosine = 0.642761 and sine = 0.766052
Test case 7: theta_in = 4305
cosine = 0.499939 and sine = 0.866150
Test case 8: theta_in = 4e31
cosine = 0.342102 and sine = 0.939514
Test case 9: theta_in = 595c
cosine = 0.173767 and sine = 0.984741
Test case 10: theta_in = 6488
cosine = 0.003784 and sine = 0.687256
$finish called from file "testbench.sv", line 63.
$finish at simulation time          1855
          V C S   S i m u l a t i o n   R e p o r t
Time: 1855 ns
CPU Time:      0.560 seconds;      Data structure size:  0.0Mb
Sun Mar 31 02:10:19 2024
Finding VCD file...
./dump.vcd

```

Figure 8: Results for iterative rotation CORDIC




Figure 9: Waveform for iterative rotation CORDIC

5.2 Pipelined Rotation CORDIC

```
1 module cordic_tb;
2   reg Clk, Rst;
3   reg [15:0] x_in, y_in, theta_in;
4   wire [15:0] sine_theta, cosine_theta;
5   reg [15:0] angle_data[0:29];
6   integer i, write_data;
7
8   localparam SF = -2.0 ** -14.0;
9
10  // DUT instantiation
11  pipelined_cordic pc1 (
12    .Clk(Clk),
13    .Rst(Rst),
14    .x_in(x_in),
15    .y_in(y_in),
16    .theta_in(theta_in),
17    .sine_theta(sine_theta),
18    .cosine_theta(cosine_theta)
19  );
20
21  initial begin
22    $dumpfile("dump.vcd");
23    $dumpvars(0, pc1);
24
25    Clk = 0;
26    forever #5 Clk = ~Clk;
27  end
28
29  // Reading angles from file and iterating through test cases
30  initial begin
31    Rst = 1;
32
33    #20;
34    $readmemh("angle_hex.txt", angle_data);
35    for (i = 0; i < 10; i = i + 1) begin
36      $display("Test case %0d: theta_in = %h", i+1, angle_data[i]);
37      Rst = 0;
38      #5;
39      Rst = 1;
40      #5;
41      Rst = 0;
42      #5;
43      x_in = 16'h26dd;
44      y_in = 0;
45      theta_in = angle_data[i];
46      #200
47      $display("cosine = %f and sine = %f", ($itor(cosine_theta*SF)),
48 ($itor(sine_theta*SF)));
49    end
50    $finish;
51  end
52 endmodule
```

Figure 10: Testbench for pipelined rotation CORDIC

```

CPU time: .281 seconds to compile + .424 seconds to elab + .240 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:25 2024
Test case 1: theta_in = 0b2c
cosine = 0.984741 and sine = 0.173767
Test case 2: theta_in = 1657
cosine = 0.939514 and sine = 0.342102
Test case 3: theta_in = 2183
cosine = 0.866150 and sine = 0.499939
Test case 4: theta_in = 2cae
cosine = 0.766052 and sine = 0.642761
Test case 5: theta_in = 3244
cosine = 0.707153 and sine = 0.707092
Test case 6: theta_in = 37da
cosine = 0.642761 and sine = 0.766052
Test case 7: theta_in = 4305
cosine = 0.499939 and sine = 0.866150
Test case 8: theta_in = 4e31
cosine = 0.342102 and sine = 0.939514
Test case 9: theta_in = 595c
cosine = 0.173767 and sine = 0.984741
Test case 10: theta_in = 6488
cosine = 0.003784 and sine = 0.687256
$finish called from file "testbench.sv", line 50.
$finish at simulation time      2170
      V C S   S i m u l a t i o n   R e p o r t
Time: 2170 ns
CPU Time:      0.580 seconds;      Data structure size:  0.0Mb
Sun Mar 31 02:25:31 2024
Finding VCD file...
./dump.vcd

```

Figure 11: Results for pipelined rotation CORDIC




Figure 12: Waveform for pipelined rotation CORDIC

5.3 Iterative Vectoring CORDIC

```

1 // Code your testbench here
2 // or browse Examples
3 module CORDDICvectoring_tb;
4   reg signed [15:0] x_in, y_in;
5   reg operands_val, Clk, Rst, ack;
6   wire signed [15:0] x_out, y_out, theta_out;
7   wire out_valid;
8
9   localparam SF = 2.0** -14.0;
10
11   CORDDICvectoring DUT(
12     .x_in(x_in),
13     .y_in(y_in),
14     .operands_val(operands_val),
15     .Clk(Clk),
16     .Rst(Rst),
17     .ack(ack),
18     .x_out(x_out),
19     .y_out(y_out),
20     .theta_out(theta_out),
21     .out_valid(out_valid)
22   );
23
24   reg [15:0] coordinate_data[0:19];
25   integer i;
26
27   initial begin
28     $dumpfile("dump_cordicvectong.vcd");
29     $dumpvars(0, DUT);
30   end
31   always #5 Clk = ~Clk;
32
33   // Reading angles from file and iterating through test cases
34   initial begin
35     Clk = 0;
36     @ (negedge Clk)
37     Rst = 0;
38     @ (negedge Clk)
39     Rst = 1;
40     @ (negedge Clk)
41     Rst = 0;
42     operands_val = 0;
43     ack = 0;
44     $readmemh("coordinate_hex.txt", coordinate_data);
45
46     for (i = 0; i < 10; i = i + 1)
47     begin
48       $display("Test case %0d: x_in = %h and y_in = %h", i+1,
coordinate_data[2*i], coordinate_data[2*i+1]);
49       @ (negedge Clk)
50       operands_val = 1;
51       x_in = coordinate_data[2*i];
52       y_in = coordinate_data[2*i+1];
53       operands_val = 1;
54       @ (negedge Clk)
55       operands_val = 0;
56       @ (posedge out_valid)
57       $display("theta = %f", ($itor(theta_out*SF)*57.2958));
58       $display("magnitude = %f", ($itor(x_out*SF)));
59       #10
60       ack = 1;
61       #10
62       ack = 0;
63     end
64     #10
65     $finish;
66   end
67 endmodule

```


Figure 13: Testbench for iterative vectoring CORDIC

```

CPU time: .301 seconds to compile + .445 seconds to elab + .255 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:37 2024
Test case 1: x_in = 3f06 and y_in = 0b1f
theta = 10.012077
magnitude = 1.646973
Test case 2: x_in = 3c21 and y_in = 15e5
theta = 20.006669
magnitude = 1.646912
Test case 3: x_in = 3767 and y_in = 1fff
theta = 30.008256
magnitude = 1.646240
Test case 4: x_in = 3107 and y_in = 2923
theta = 39.995854
magnitude = 1.646973
Test case 5: x_in = 2d42 and y_in = 2d41
theta = 44.989653
magnitude = 1.647034
Test case 6: x_in = 2923 and y_in = 3107
theta = 50.011428
magnitude = 1.647034
Test case 7: x_in = 1fff and y_in = 376f
theta = 60.006020
magnitude = 1.647095
Test case 8: x_in = 15e5 and y_in = 3c21
theta = 70.000612
magnitude = 1.646545
Test case 9: x_in = 0b1f and y_in = 3f06
theta = 79.988210
magnitude = 1.646851
Test case 10: x_in = 003e and y_in = 2bfc
theta = 89.682055
magnitude = 1.132080
$finish called from file "testbench.sv", line 65.
$finish at simulation time 1945
V C S S i m u l a t i o n R e p o r t
Time: 1945 ns
CPU Time: 0.660 seconds; Data structure size: 0.0Mb
Sun Mar 31 02:37:07 2024
Finding VCD file...
./dump_cordicvectong.vcd

```

Figure 14: Result for iterative vectoring CORDIC



5.4 Pipelined Vectoring CORDIC

```
1 module cordic_tb;
2   reg Clk, Rst;
3   reg [15:0] x_in, y_in, theta_in;
4   wire [15:0] magnitude, angle;
5   reg [15:0] coordinate_data[0:19]; // Define coordinate_data array
6   integer i;
7
8   // DUT instantiation
9   pipelined_cordic pc1 (
10    .Clk(Clk),
11    .Rst(Rst),
12    .x_in(x_in),
13    .y_in(y_in),
14    .magnitude(magnitude),
15    .angle(angle)
16  );
17  localparam SF = 2.0**-14.0;
18  // Clock generation
19  initial begin
20    $dumpfile("dump_cordicvectoringpipelining.vcd");
21    $dumpvars(0, pc1);
22
23    Clk = 0;
24    forever #5 Clk = ~Clk;
25  end
26
27  // Reading angles from file and iterating through test cases
28  initial begin
29    Rst = 1;
30
31    #20;
32    $readmemh("coordinate_hex.txt", coordinate_data);
33    for (i = 0; i < 10; i = i + 1) begin
34      $display("Test case %0d: x_in = %h and y_in = %h", i+1, coordinate_data[2*i],
35      coordinate_data[2*i+1]);
36      Rst = 0;
37      #5;
38      Rst = 1;
39      #5;
40      Rst = 0;
41      #5;
42      x_in = coordinate_data[2*i];
43      y_in = coordinate_data[2*i+1];
44      #200;
45      $display("theta = %f", ($itor(angle*SF)*57.2958));
46      $display("magnitude = %f", ($itor(magnitude*SF)));
47    end
48    $finish;
49  end
50 endmodule
```

Figure 16: Testbench for pipelined vectoring CORDIC


```

CPU time: .308 seconds to compile + .373 seconds to elab + .223 seconds to link
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09; Runtime version S-2021.09; Mar 31 02:44 2024
Test case 1: x_in = 3f06 and y_in = 0b1f
theta = 10.012077
magnitude = 1.646973
Test case 2: x_in = 3c21 and y_in = 15e5
theta = 20.006669
magnitude = 1.646912
Test case 3: x_in = 3767 and y_in = 1fff
theta = 30.008256
magnitude = 1.646240
Test case 4: x_in = 3107 and y_in = 2923
theta = 39.995854
magnitude = 1.646973
Test case 5: x_in = 2d42 and y_in = 2d41
theta = 44.989653
magnitude = 1.647034
Test case 6: x_in = 2923 and y_in = 3107
theta = 50.011428
magnitude = 1.647034
Test case 7: x_in = 1fff and y_in = 376f
theta = 60.006020
magnitude = 1.647095
Test case 8: x_in = 15e5 and y_in = 3c21
theta = 70.000612
magnitude = 1.646545
Test case 9: x_in = 0b1f and y_in = 3f06
theta = 79.988210
magnitude = 1.646851
Test case 10: x_in = 003e and y_in = 2bfc
theta = 89.682055
magnitude = 1.132080
$finish called from file "testbench.sv", line 47.
$finish at simulation time          2170
      V C S   S i m u l a t i o n   R e p o r t
Time: 2170 ns
CPU Time:      0.540 seconds;      Data structure size:  0.0Mb
Sun Mar 31 02:44:12 2024
Finding VCD file...

```

Figure 17: Result for pipelined vectoring CORDIC




Figure 18: Waveform for pipelined vectoring CORDIC

6 Conclusion

In this experiment we successfully implemented rotation and vectoring CORDIC in both iterative and pipelined fashion. . The pipelined CORDIC have several advantages over iterative CORDIC such as: High throughput, Low latency, Reduced area and Increased accuracy. The pipelined CORDIC doesn't require a control path like the iterative CORDIC